FPGA based area-power-performance analysis of LMS filter using conventional and proposed multipliers

Abstract This paper compares LMS filter-based adaptive channel equalizer, implemented on Vertex 7 FPGA using several existing and proposed multipliers. The three main performance parameters taken into consideration are the consumed resources (in terms of lookup tables), utilized power (among various...

Full description

Saved in:
Bibliographic Details
Published inJournal of physics. Conference series Vol. 1860; no. 1; p. 12010
Main Authors Pathan, A, Memon, T D, Sohu, F Khan
Format Journal Article
LanguageEnglish
Published Bristol IOP Publishing 01.03.2021
Subjects
Adaptive filters
Lookup tables
Multipliers
Physics
Power consumption
Online AccessGet full text

Cover

More Information
Summary:Abstract This paper compares LMS filter-based adaptive channel equalizer, implemented on Vertex 7 FPGA using several existing and proposed multipliers. The three main performance parameters taken into consideration are the consumed resources (in terms of lookup tables), utilized power (among various design components), and the performance achieved (in terms of observed frequency). The results show the area-power-performance tradeoff amongst the conventional and proposed multipliers based designs. It is to mention that the proposed multipliers result in more compact systems due to less utilization of resources in all means.
ISSN:1742-6588
1742-6596
DOI:10.1088/1742-6596/1860/1/012010