ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning

• Published in: 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE) pp. 1049 - 1054
• Main Authors: Giri, Davide, Chiu, Kuan-Lin, Di Guglielmo, Giuseppe, Mantovani, Paolo, Carloni, Luca P.
• Format: Conference Proceeding
• Language: English
• Published: EDAA 01.03.2020
• Subjects: Computer architecture; Kernel; Linux; Machine learning; Pipelines; Registers
• ISSN: 1558-1101
• DOI: 10.23919/DATE48585.2020.9116317

We present ESP4ML, an open-source system-level design flow to build and program SoC architectures for embedded applications that require the hardware acceleration of machine learning and signal processing algorithms. We realized ESP4ML by combining two established open-source projects (ESP and HLS4ML) into a new, fully-automated design flow. For the SoC integration of accelerators generated by HLS4ML, we designed a set of new parameterized interface circuits synthesizable with high-level synthesis. For accelerator configuration and management, we developed an embedded software runtime system on top of Linux. With this HW/SW layer, we addressed the challenge of dynamically shaping the data traffic on a network-on-chip to activate and support the reconfigurable pipelines of accelerators that are needed by the application workloads currently running on the SoC. We demonstrate our vertically-integrated contributions with the FPGA-based implementations of complete SoC instances booting Linux and executing computer-vision applications that process images taken from the Google Street View database.