4-terminal FinFETs with high threshold voltage controllability

For future ultra-low power circuit designs, flexible V/sub th/ control will inevitably be required. To meet this requirement, four-terminal (4-T) DG MOSFETs are promising, thanks to the static and/or dynamic V/sub th/ controllability by one of the double gates. Recently, we demonstrated independent...

Full description

Saved in:
Bibliographic Details
Published inConference Digest [Includes 'Late News Papers' volume] Device Research Conference, 2004. 62nd DRC pp. 207 - 208 vol.1
Main Authors Liu, Y.X., Masahara, A., Ishii, K., Sekigawa, T., Takashirna, H., Yarnauchi, H., Tsutsurni, T., Sakamoto, K., Suzuki, E.
Format Conference Proceeding
LanguageEnglish
Published Piscataway NJ IEEE 2004
Subjects
Online AccessGet full text

Cover

Loading…
Abstract For future ultra-low power circuit designs, flexible V/sub th/ control will inevitably be required. To meet this requirement, four-terminal (4-T) DG MOSFETs are promising, thanks to the static and/or dynamic V/sub th/ controllability by one of the double gates. Recently, we demonstrated independent double gate FinFETs, fabricated by using orientation-dependent wet etching. This method has great advantages in forming precise Si-fins with an atomically flat channel surface. In this paper, we present the successful fabrication of the ultra-thin Si-fins by wet etching, and the fine separated double gates. We show the excellent V/sub th/ controllability of the fabricated 4-T FinFETs by reducing the Si-fin thickness (T/sub Si/) down to 13 nm. We also discuss the T/sub Si/ dependence of the V/sub th/ tunable range on the T/sub Si/.
AbstractList For future ultra-low power circuit designs, flexible V/sub th/ control will inevitably be required. To meet this requirement, four-terminal (4-T) DG MOSFETs are promising, thanks to the static and/or dynamic V/sub th/ controllability by one of the double gates. Recently, we demonstrated independent double gate FinFETs, fabricated by using orientation-dependent wet etching. This method has great advantages in forming precise Si-fins with an atomically flat channel surface. In this paper, we present the successful fabrication of the ultra-thin Si-fins by wet etching, and the fine separated double gates. We show the excellent V/sub th/ controllability of the fabricated 4-T FinFETs by reducing the Si-fin thickness (T/sub Si/) down to 13 nm. We also discuss the T/sub Si/ dependence of the V/sub th/ tunable range on the T/sub Si/.
Author Liu, Y.X.
Yarnauchi, H.
Masahara, A.
Suzuki, E.
Sekigawa, T.
Tsutsurni, T.
Ishii, K.
Takashirna, H.
Sakamoto, K.
Author_xml – sequence: 1
  givenname: Y.X.
  surname: Liu
  fullname: Liu, Y.X.
  organization: Nanoelectronics Res. Inst., Nat. Inst. of Adv. Ind. Sci. & Technol., Tsukuba, Japan
– sequence: 2
  givenname: A.
  surname: Masahara
  fullname: Masahara, A.
  organization: Nanoelectronics Res. Inst., Nat. Inst. of Adv. Ind. Sci. & Technol., Tsukuba, Japan
– sequence: 3
  givenname: K.
  surname: Ishii
  fullname: Ishii, K.
  organization: Nanoelectronics Res. Inst., Nat. Inst. of Adv. Ind. Sci. & Technol., Tsukuba, Japan
– sequence: 4
  givenname: T.
  surname: Sekigawa
  fullname: Sekigawa, T.
  organization: Nanoelectronics Res. Inst., Nat. Inst. of Adv. Ind. Sci. & Technol., Tsukuba, Japan
– sequence: 5
  givenname: H.
  surname: Takashirna
  fullname: Takashirna, H.
  organization: Nanoelectronics Res. Inst., Nat. Inst. of Adv. Ind. Sci. & Technol., Tsukuba, Japan
– sequence: 6
  givenname: H.
  surname: Yarnauchi
  fullname: Yarnauchi, H.
  organization: Nanoelectronics Res. Inst., Nat. Inst. of Adv. Ind. Sci. & Technol., Tsukuba, Japan
– sequence: 7
  givenname: T.
  surname: Tsutsurni
  fullname: Tsutsurni, T.
  organization: Nanoelectronics Res. Inst., Nat. Inst. of Adv. Ind. Sci. & Technol., Tsukuba, Japan
– sequence: 8
  givenname: K.
  surname: Sakamoto
  fullname: Sakamoto, K.
  organization: Nanoelectronics Res. Inst., Nat. Inst. of Adv. Ind. Sci. & Technol., Tsukuba, Japan
– sequence: 9
  givenname: E.
  surname: Suzuki
  fullname: Suzuki, E.
  organization: Nanoelectronics Res. Inst., Nat. Inst. of Adv. Ind. Sci. & Technol., Tsukuba, Japan
BackLink http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=17806250$$DView record in Pascal Francis
BookMark eNpFkM1Lw0AQxRetYFK9C15y8Zg6u5v9yEWQ1qpQEETPZZJMmpVtUrKL0v_eQAXnMvDejze8SdmsH3pi7IbDgnMo71fvy4UAKBZcamO1OWOJ0AXk2ip5zlIwFqQVttAzlnBV2FwaA5csDeELQEluVcIeijzSuHc9-mzt-vXTR8h-XOyyzu26LHYjhW7wTfY9-Ig7yuqhj-PgPVbOu3i8Yhct-kDXf3vOPqeI5Uu-eXt-XT5u8pprE_NSG5iOU9nYSiNaqtoKiIytrDECFUeFLTRFiU2NSpRIAttptLCNnFQ5Z3en3AOGGn07Yl-7sD2Mbo_jccunqloomLjbE-eI6N8-_Uf-AnbzWW0
CitedBy_id crossref_primary_10_1007_s10825_020_01499_1
crossref_primary_10_1016_j_mejo_2009_01_011
crossref_primary_10_1109_TCSI_2019_2927441
crossref_primary_10_1080_00207217_2017_1279227
crossref_primary_10_1088_1402_4896_ad5061
ContentType Conference Proceeding
Copyright 2006 INIST-CNRS
Copyright_xml – notice: 2006 INIST-CNRS
DBID 6IE
6IL
CBEJK
RIE
RIL
IQODW
DOI 10.1109/DRC.2004.1367867
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Xplore
IEEE Proceedings Order Plans (POP All) 1998-Present
Pascal-Francis
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Applied Sciences
EISSN 2640-6853
EndPage 208 vol.1
ExternalDocumentID 17806250
1367867
Genre orig-research
GroupedDBID 29F
6IE
6IF
6IH
6IK
6IL
6IN
AAJGR
ABLEC
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IPLJI
JC5
M43
OCL
RIE
RIL
RNS
AAVQY
IQODW
ID FETCH-LOGICAL-c167t-9670377e9d8b6aa8ebfb0ee78b8772a51a5af0d49adca529ae2affff628d349a3
IEDL.DBID RIE
ISBN 0780382846
9780780382848
ISSN 1548-3770
IngestDate Sun Oct 22 16:06:25 EDT 2023
Wed Jun 26 19:26:42 EDT 2024
IsPeerReviewed false
IsScholarly true
Keywords Voltage threshold
MOSFET
Controllability
Dual gate transistor
High voltage
Self aligned technology
Language English
License CC BY 4.0
LinkModel DirectLink
MeetingName 62nd device research conference (Notre Dame IN, 21-23 June 2004)
MergedId FETCHMERGED-LOGICAL-c167t-9670377e9d8b6aa8ebfb0ee78b8772a51a5af0d49adca529ae2affff628d349a3
PageCount 2
ParticipantIDs ieee_primary_1367867
pascalfrancis_primary_17806250
PublicationCentury 2000
PublicationDate 20040000
2004
PublicationDateYYYYMMDD 2004-01-01
PublicationDate_xml – year: 2004
  text: 20040000
PublicationDecade 2000
PublicationPlace Piscataway NJ
PublicationPlace_xml – name: Piscataway NJ
PublicationTitle Conference Digest [Includes 'Late News Papers' volume] Device Research Conference, 2004. 62nd DRC
PublicationTitleAbbrev DRC
PublicationYear 2004
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0053185
ssj0000558213
Score 1.6643041
Snippet For future ultra-low power circuit designs, flexible V/sub th/ control will inevitably be required. To meet this requirement, four-terminal (4-T) DG MOSFETs...
SourceID pascalfrancis
ieee
SourceType Index Database
Publisher
StartPage 207
SubjectTerms Applied sciences
Controllability
Electronics
Exact sciences and technology
Fabrication
FinFETs
MOSFETs
Nanoelectronics
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Shape
Textile industry
Threshold voltage
Transistors
Voltage control
Wet etching
Title 4-terminal FinFETs with high threshold voltage controllability
URI https://ieeexplore.ieee.org/document/1367867
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07T8MwELbaTrDwaBHlUXlgJKmTOH4sLIWqQipCiErdKj8uEqJKEU0H-PXYSZoCYiBTHrLiXOyz7-677xC60kxTpgkNbMytM1AEBJInzM2rjPAMjM64z0aePrDJjN7P03kLXTe5MABQgs8g9KdlLN-uzMa7yoaeXkww3kZtQeIqV6vxp5DUp3w2Wjj1WcElVyoVbhJxUprsgiTOwqCsZt7ZXott_JLI4e3TqLQaw_plddUVj5lUaye2rKp38W0RGh-g6bb7FfbkNdwUOjSfv5gd__t9h6i3S_fDj81CdoRakB-j_W9MhV10Q4MaNrPE45d8fPe8xt6Fiz3dMS7cgFj7OBZ2yq5wGgrXCPhlxQL-0UMz12Q0CerSC4GJGC8CyZwm4BykFZopJUBnmgBwoYXbjqs0UqnKiKVSWaPSWCqIVeYOFgubuLvJCerkqxxOEaaR4JBwkSkZUcOVsiJOjEylMRIIE33U9ZJYvFXsGotaCH00-CHw3XP315zRRs7-bneO9ipwjfeSXKBO8b6BS7dvKPSgHDBf6Ee7zA
link.rule.ids 310,311,786,790,795,796,802,4069,4070,27958,55109
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NT8IwFH9BPKgXP8CIH7iDRwdl6_px8YISVCDGQMKNtF2XGAkYGQf9633dBqLx4E5bl2bpW_te38fvV4ArzTRlmlA_DniMDoqwvuQhw3WVEJ5YoxPu0Mj9AeuO6MM4Gpfgeo2FsdZmxWe24W6zXH48N0sXKms6ejHB-BZso50nMkdrrSMqJHKgz7UejhwuOGNLpQKXESeZ0y5IiD4GZQX3zupZrDKYRDZvn9uZ39goPlecu-KqJtUCBZfkJ15smKHOPvRXA8irT14by1Q3zOcvbsf_jvAAqt-AP-9pbcoOoWRnR7C3wVVYgRvqF4UzU6_zMuvcDReeC-J6jvDYS3FKLFwmy0N1l6KO8ooa-GnOA_5RhRF2aXf94vAF37QYT33JUBdwbmUsNFNKWJ1oYi0XWuCGXEUtFamExFSq2KgokMoGKsGLBSIOsTU8hvJsPrMn4NGW4DbkIlGyRQ1XKhZBaGQkjZGWMFGDipPE5C3n15gUQqhB_YfAv9_jX0O3jZz-3e8SdrrDfm_Sux88nsFuXmrjYibnUE7fl_YCdxGprmeT5wsGPb8i
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Conference+Digest+%5BIncludes+%27Late+News+Papers%27+volume%5D+Device+Research+Conference%2C+2004.+62nd+DRC&rft.atitle=4-terminal+FinFETs+with+high+threshold+voltage+controllability&rft.au=Liu%2C+Y.X.&rft.au=Masahara%2C+A.&rft.au=Ishii%2C+K.&rft.au=Sekigawa%2C+T.&rft.date=2004-01-01&rft.pub=IEEE&rft.isbn=9780780382848&rft.issn=1548-3770&rft.eissn=2640-6853&rft.spage=207&rft.epage=208+vol.1&rft_id=info:doi/10.1109%2FDRC.2004.1367867&rft.externalDocID=1367867
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1548-3770&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1548-3770&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1548-3770&client=summon