Implementation of a Novel Fault Tolerant Routing Technique for Mesh Network on Chip

• Published in: VLSI Design and Test pp. 495 - 506
• Main Authors: B. P., Akshay, K. M., Ganesh, D. R., Thippeswamy, Bhat, Vishnu S., Vijayakumar, Anitha, Y. R., Ananda, Jose, John
• Format: Book Chapter
• Language: English
• Published: Singapore Springer Singapore
• Series: Communications in Computer and Information Science
• Subjects: Double faults; Router micro-architecture
• ISBN: 9811359490; 9789811359491
• ISSN: 1865-0929; 1865-0937
• DOI: 10.1007/978-981-13-5950-7_42

The continuous advancements in the Network on Chip technology emphasizes the need for fault tolerant designs. In this work, we propose a routing technique that handles multiple link faults. We use flit parameters to handle the fault in the routing path. Experimental analysis show that the proposed routing technique is capable of routing packets even with two fault locations and the packets are received in the destination router without any error. In addition, hardware implementation done using ZedBoard Zynq FPGA hardware kit shows that our design is having minor area overhead compared to the standard XY routing and it’s a significantly better choice than the other fault tolerant algorithms.