Chiplet-Gym: Optimizing Chiplet-based AI Accelerator Design with Reinforcement Learning

• Published in: IEEE transactions on computers pp. 1 - 14
• Main Authors: Mishty, Kaniz, Sadi, Mehdi
• Format: Journal Article
• Language: English
• Published: IEEE 10.09.2024
• Subjects: AI Accelerator; AI accelerators; Artificial intelligence; Chiplet; Chiplets; Computer architecture; Computers; Costs; Design Space Exploration; Heterogeneous Integration; Reinforcement Learning; Three-dimensional displays
• ISSN: 0018-9340; 1557-9956
• DOI: 10.1109/TC.2024.3457740

Modern Artificial Intelligence (AI) workloads demand computing systems with large silicon area to sustain throughput and competitive performance. However, prohibitive manufacturing costs and yield limitations at advanced tech nodes and die-size reaching the reticle limit restrain us from achieving this. With the recent innovations in advanced packaging technologies, chiplet-based architectures have gained significant attention in the AI hardware domain. However, the vast design space of chiplet-based AI accelerator design and the absence of system and package-level co-design methodology make it difficult for the designer to find the optimum design point regarding Power, Performance, Area, and manufacturing Cost (PPAC). This paper presents Chiplet-Gym, a Reinforcement Learning (RL)-based optimization framework to explore the vast design space of chiplet-based AI accelerators, encompassing the resource allocation, placement, and packaging architecture. We analytically model the PPAC of the chiplet-based AI accelerator and integrate it into an OpenAI gym environment to evaluate the design points. We also explore non-RL-based optimization approaches and combine these two approaches to ensure the robustness of the optimizer. The optimizer-suggested design point achieves 1.52X throughput, 0.27X energy, and 0.89X cost of its monolithic counterpart at iso-area.