Runtime Scheduling, Allocation, and Execution of Real-Time Hardware Tasks onto Xilinx FPGAs Subject to Fault Occurrence

• Published in: International Journal of Reconfigurable Computing Vol. 2013; no. 2013; pp. 267 - 298
• Main Authors: Iturbe, Xabier, Benkrid, Khaled, Hong, Chuan, Ebrahim, Ali, Arslan, Tughrul, Martinez, Imanol
• Format: Journal Article
• Language: English
• Published: Cairo, Egypt Hindawi Limiteds 01.01.2013; Hindawi Puplishing Corporation; Hindawi Publishing Corporation; John Wiley & Sons, Inc; Wiley
• Subjects: Algorithms; Chips; Computation; Delivery scheduling; Digital integrated circuits; Faults; Field programmable gate arrays; Hardware; Run time (computers)
• ISSN: 1687-7195; 1687-7209
• DOI: 10.1155/2013/905057

This paper describes a novel way to exploit the computation capabilities delivered by modern Field-Programmable Gate Arrays (FPGAs), not only towards a higher performance, but also towards an improved reliability. Computation-specific pieces of circuitry are dynamically scheduled and allocated to different resources on the chip based on a set of novel algorithms which are described in detail in this article. These algorithms consider most of the technological constraints existing in modern partially reconfigurable FPGAs as well as spontaneously occurring faults and emerging permanent damage in the silicon substrate of the chip. In addition, the algorithms target other important aspects such as communications and synchronization among the different computations that are carried out, either concurrently or at different times. The effectiveness of the proposed algorithms is tested by means of a wide range of synthetic simulations, and, notably, a proof-of-concept implementation of them using real FPGA hardware is outlined.