A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance

• Published in: 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) pp. 271 - 282
• Main Authors: Wu, Qiang, Martonosi, Margaret, Clark, Douglas W., Reddi, V. J., Connors, Dan, Wu, Youfeng, Lee, Jin, Brooks, David
• Format: Conference Proceeding
• Language: English
• Published: Washington, DC, USA IEEE Computer Society 12.11.2005; IEEE
• Series: ACM Conferences
• Subjects: Dynamic compiler; Dynamic voltage scaling; Energy management; Energy measurement; Frequency; Hardware; Hardware > Hardware validation; Hardware > Integrated circuits; Microarchitecture; Microprocessors; Performance loss; Software and its engineering > Software notations and tools > Compilers; Voltage control
• ISBN: 9780769524405; 0769524400
• ISSN: 1072-4451
• DOI: 10.1109/MICRO.2005.7

Dynamic voltage and frequency scaling (DVFS) is an effective technique for controlling microprocessor energy and performance. Existing DVFS techniques are primarily based on hardware, OS timeinterrupts, or static-compiler techniques. However, substantially greater gains can be realized when control opportunities are also explored in a dynamic compilation environment. There are several advantages to deploying DVFS and managing energy/performance tradeoffs through the use of a dynamic compiler. Most importantly, dynamic compiler driven DVFS is fine-grained, code-aware, and adaptive to the current microarchitecture environment. This paper presents a design framework of the run-time DVFS optimizer in a general dynamic compilation system. A prototype of the DVFS optimizer is implemented and integrated into an industrialstrength dynamic compilation system. The obtained optimization system is deployed in a real hardware platform that directly measures CPU voltage and current for accurate power and energy readings. Experimental results, based on physical measurements for over 40 SPEC or Olden benchmarks, show that significant energy savings are achieved with little performance degradation. SPEC2K FP benchmarks benefit with energy savings of up to 70% (with 0.5% performance loss). In addition, SPEC2K INT show up to 44% energy savings (with 5% performance loss), SPEC95 FP save up to 64% (with 4.9% performance loss), and Olden save up to 61% (with 4.5% performance loss). On average, the technique leads to an energy delay product (EDP) improvement that is 3X-5X better than static voltage scaling, and is more than 2X (22% vs. 9%) better than the reported DVFS results of prior static compiler work. While the proposed technique is an effective method for microprocessor voltage and frequency control, the design framework and methodology described in this paper have broader potential to address other energy and power issues such as di/dt and thermal control.