Stressed barrier plug slot contact structure for transistor performance enhancement

A method for forming a slot contact structure for transistor performance enhancement. A contact opening is formed to expose a contact region, and a slot contact is disposed within the contact opening in order to induce a stress on an adjacent channel region. In an embodiment, a stress inducing barri...

Full description

Saved in:
Bibliographic Details
Main Authors Fischer, Kevin J, Chikarmane, Vinay B, Peterson, Brennan L
Format Patent
LanguageEnglish
Published 02.10.2012
Online AccessGet full text

Cover

Abstract A method for forming a slot contact structure for transistor performance enhancement. A contact opening is formed to expose a contact region, and a slot contact is disposed within the contact opening in order to induce a stress on an adjacent channel region. In an embodiment, a stress inducing barrier plug is disposed within a portion of the contact opening and the remainder of the contact opening is filled with a lower resistivity contact metal. By selecting the proper materials and deposition parameters, the slot contact can be tuned to induce a tensile or compressive stress on the adjacent channel region, thus being applicable for both p-type and n-type devices.
AbstractList A method for forming a slot contact structure for transistor performance enhancement. A contact opening is formed to expose a contact region, and a slot contact is disposed within the contact opening in order to induce a stress on an adjacent channel region. In an embodiment, a stress inducing barrier plug is disposed within a portion of the contact opening and the remainder of the contact opening is filled with a lower resistivity contact metal. By selecting the proper materials and deposition parameters, the slot contact can be tuned to induce a tensile or compressive stress on the adjacent channel region, thus being applicable for both p-type and n-type devices.
Author Chikarmane, Vinay B
Fischer, Kevin J
Peterson, Brennan L
Author_xml – sequence: 1
  givenname: Kevin J
  surname: Fischer
  fullname: Fischer, Kevin J
– sequence: 2
  givenname: Vinay B
  surname: Chikarmane
  fullname: Chikarmane, Vinay B
– sequence: 3
  givenname: Brennan L
  surname: Peterson
  fullname: Peterson, Brennan L
BookMark eNqNjEsOwjAMBbOARfncwRdA4rNo9hUV-7JHJrilUupEtnN_gsQBWM3oafQ2bsWJqXHDYEKq9IIniswkkGOZQGMyCIkNg4GalGBFCMYkYIKss1rVTFKXBTkQEL-_XIht59YjRqX9j1sH_fXe3Q5FM1oN9DHVk4qjP7e-PfnLH8kH1vs8Ww
ContentType Patent
CorporateAuthor Intel Corporation
CorporateAuthor_xml – name: Intel Corporation
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 08278718
GroupedDBID EFH
ID FETCH-uspatents_grants_082787183
IEDL.DBID EFH
IngestDate Sun Mar 05 22:32:50 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_082787183
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8278718
ParticipantIDs uspatents_grants_08278718
PatentNumber 8278718
PublicationCentury 2000
PublicationDate 20121002
PublicationDateYYYYMMDD 2012-10-02
PublicationDate_xml – month: 10
  year: 2012
  text: 20121002
  day: 02
PublicationDecade 2010
PublicationYear 2012
References Tamura et al. (2006/0220113) 20061000
Furukawa et al. (7102201) 20060900
Cheng et al. (2005/0110082) 20050500
Chuang et al. (2008/0296691) 20081200
Yamada et al. (2006/0131662) 20060600
Gerhardt et al. (7964970) 20110600
Drewery et al. (6790773) 20040900
Intel Corporation Office Action for U.S. Appl. No. 13/028,097 mailed May 18, 2011.
Fisher et al. (7719062) 20100500
Sandhu et al. (6881667) 20050400
Tamaru (2005/0194637) 20050900
Kang et al. (7183207) 20070200
Intel Corporation Office Action for U.S. Appl. No. 11/648,098 mailed Jan. 14, 2010.
Bryant et al. (7227205) 20070600
Intel Corporation Notice of Allowance for U.S. Appl. No. 11/648,098 mailed Feb. 3, 2011.
Tamura et al. (7649232) 20100100
Intel Corporation Office Action for U.S. Appl. No. 11/648,098 mailed Jun. 24, 2009.
Intel Corporation Office Action for U.S. Appl. No. 11/648,098 mailed Jul. 15, 2010.
Yoon et al. (2007/0026712) 20070200
Intel Corporation Office Action for U.S. Appl. No. 11/648,098 mailed Dec. 22, 2010.
Intel Corporation Notice of Allowance for U.S. Appl. No. 11/647,977 mailed Jan. 6, 2010.
Wei et al. (2007/0228482) 20071000
Kanarsky et al. (2008/0083955) 20080400
Ting et al. (7288822) 20071000
Kawakita (2008/0023772) 20080100
Murthy et al. (6621131) 20030900
Merchant et al. (6982226) 20060100
Motoyama (2003/0075752) 20030400
Ting et al. (7410875) 20080800
Dawson et al. (6087706) 20000700
Intel Corporation Notice of Allowance for U.S. Appl. No. 13/028,097 mailed Oct. 19, 2011.
Intel Corporation Office Action for U.S. Appl. No. 11/647,977 mailed Jun. 22, 2009.
References_xml – year: 20040900
  ident: 6790773
  contributor:
    fullname: Drewery et al.
– year: 20100500
  ident: 7719062
  contributor:
    fullname: Fisher et al.
– year: 20050900
  ident: 2005/0194637
  contributor:
    fullname: Tamaru
– year: 20080100
  ident: 2008/0023772
  contributor:
    fullname: Kawakita
– year: 20060100
  ident: 6982226
  contributor:
    fullname: Merchant et al.
– year: 20050500
  ident: 2005/0110082
  contributor:
    fullname: Cheng et al.
– year: 20080400
  ident: 2008/0083955
  contributor:
    fullname: Kanarsky et al.
– year: 20070200
  ident: 2007/0026712
  contributor:
    fullname: Yoon et al.
– year: 20030900
  ident: 6621131
  contributor:
    fullname: Murthy et al.
– year: 20030400
  ident: 2003/0075752
  contributor:
    fullname: Motoyama
– year: 20071000
  ident: 2007/0228482
  contributor:
    fullname: Wei et al.
– year: 20071000
  ident: 7288822
  contributor:
    fullname: Ting et al.
– year: 20061000
  ident: 2006/0220113
  contributor:
    fullname: Tamura et al.
– year: 20070200
  ident: 7183207
  contributor:
    fullname: Kang et al.
– year: 20070600
  ident: 7227205
  contributor:
    fullname: Bryant et al.
– year: 20060900
  ident: 7102201
  contributor:
    fullname: Furukawa et al.
– year: 20060600
  ident: 2006/0131662
  contributor:
    fullname: Yamada et al.
– year: 20110600
  ident: 7964970
  contributor:
    fullname: Gerhardt et al.
– year: 20081200
  ident: 2008/0296691
  contributor:
    fullname: Chuang et al.
– year: 20050400
  ident: 6881667
  contributor:
    fullname: Sandhu et al.
– year: 20100100
  ident: 7649232
  contributor:
    fullname: Tamura et al.
– year: 20000700
  ident: 6087706
  contributor:
    fullname: Dawson et al.
– year: 20080800
  ident: 7410875
  contributor:
    fullname: Ting et al.
Score 2.854986
Snippet A method for forming a slot contact structure for transistor performance enhancement. A contact opening is formed to expose a contact region, and a slot...
SourceID uspatents
SourceType Open Access Repository
Title Stressed barrier plug slot contact structure for transistor performance enhancement
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8278718
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED-2IahPiorzizz4Gk2ztkufZaUIymAKextpe50PtS1tiv_-cqlMX_QpJIFw-bjc5fjdLwD3gZxHVmtCHogs4_68CLj2qYrohaHQMswpNPDyGibv_vM6WI8g2efCfFo14o2VpXvou8bUDlxpr_dh4_lA_kwcgRWxD3xVZa3zZV48KmmPnqfGMFaCoF2LODmGQzuEddkq0_0yGvEJHCxd6ymMsDqD1cqlZWDOUt3SP3GsKfst68raMAKM68ywgc21b5FZX5IZsiOOxoM1P_h-htUHlRTWOwcWL96eEr6XYLNtCdmyEd-Szi5gYl_4eAlMKwzQp5xXmfupKFTkaUyVJyLURZHNpjD9c5irf_qu4cjad-mwZ_IGJnYOeGttqEnv3ALtAFmJf94
link.rule.ids 230,309,786,808,891,64396
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4QwEJ6sq_Fx0qhxffbgtQpdYOGsS_C1IVlN9rYpMKwHBAIl_n07xaxe9NS0TZrp82sn33wFuHbFJNC7xuOulabcmeQulw5lEW3Ps6TwMnINvMy86M15XLiLAUTrWJgPvY14rW1pb7q2VpUhV-rjvZ943os_k0ZgSeoDn2VRySzO8ltf6KVn-xuwSRhLa30aRnuwoxvRl7ZStb9gI9yHrdiUHsAAy0OYz01gBmYskQ39FMfqoluxtqgUI8q4TBXr9Vy7Bpm-TTJFSGKEPFj9w_BnWL5TSo69I2Dh9PUu4msLlquGuC1L69vW8TEM9RsfT4BJH110KOpVZE5i5X5gS0x82wpQ5nk6HsHoz2ZO_6m7gu34Plw-P8yezmBXg70wRDRxDkPdHbzQgKqSSzNWX8UOgto
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Stressed+barrier+plug+slot+contact+structure+for+transistor+performance+enhancement&rft.inventor=Fischer%2C+Kevin+J&rft.inventor=Chikarmane%2C+Vinay+B&rft.inventor=Peterson%2C+Brennan+L&rft.number=8278718&rft.date=2012-10-02&rft.externalDBID=n%2Fa&rft.externalDocID=08278718