Load balancing for multi-threaded applications via asymmetric power throttling

A first execution time of a first thread executing on a first processing unit of a multiprocessor is determined. A second execution time of a second thread executing on a second processing unit of the multiprocessor is determined, the first and second threads executing in parallel. Power is set to t...

Full description

Saved in:
Bibliographic Details
Main Authors Rakvic, Ryan, Hankins, Richard A, Grochowski, Ed, Wang, Hong, Annavaram, Murali, Poulsen, David K, Shah, Sanjiv, Shen, John, Chinya, Gautham
Format Patent
LanguageEnglish
Published 31.01.2012
Online AccessGet full text

Cover

Abstract A first execution time of a first thread executing on a first processing unit of a multiprocessor is determined. A second execution time of a second thread executing on a second processing unit of the multiprocessor is determined, the first and second threads executing in parallel. Power is set to the first and second processing units to effectuate the first and second threads to finish executing at approximately the same time in future executions of the first and second threads. Other embodiments are also described and claimed.
AbstractList A first execution time of a first thread executing on a first processing unit of a multiprocessor is determined. A second execution time of a second thread executing on a second processing unit of the multiprocessor is determined, the first and second threads executing in parallel. Power is set to the first and second processing units to effectuate the first and second threads to finish executing at approximately the same time in future executions of the first and second threads. Other embodiments are also described and claimed.
Author Shen, John
Annavaram, Murali
Rakvic, Ryan
Grochowski, Ed
Chinya, Gautham
Hankins, Richard A
Wang, Hong
Poulsen, David K
Shah, Sanjiv
Author_xml – sequence: 1
  givenname: Ryan
  surname: Rakvic
  fullname: Rakvic, Ryan
– sequence: 2
  givenname: Richard A
  surname: Hankins
  fullname: Hankins, Richard A
– sequence: 3
  givenname: Ed
  surname: Grochowski
  fullname: Grochowski, Ed
– sequence: 4
  givenname: Hong
  surname: Wang
  fullname: Wang, Hong
– sequence: 5
  givenname: Murali
  surname: Annavaram
  fullname: Annavaram, Murali
– sequence: 6
  givenname: David K
  surname: Poulsen
  fullname: Poulsen, David K
– sequence: 7
  givenname: Sanjiv
  surname: Shah
  fullname: Shah, Sanjiv
– sequence: 8
  givenname: John
  surname: Shen
  fullname: Shen, John
– sequence: 9
  givenname: Gautham
  surname: Chinya
  fullname: Chinya, Gautham
BookMark eNqNyz0KAjEQQOEUWvh3h7nAwsqCpBfFQqzsZUxm14EkE5JZxdu7ggewes33lmaWJNHCXM6CHu4YMDlOA_RSII5BudFHIfTkAXMO7FBZUoUnI2B9x0ha2EGWFxWYqKiG6V-beY-h0ubXlYHj4bo_NWPNqJS03oaC37R221q767o_yAc9Xjnl
ContentType Patent
CorporateAuthor Intel Corporation
CorporateAuthor_xml – name: Intel Corporation
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 08108863
GroupedDBID EFH
ID FETCH-uspatents_grants_081088633
IEDL.DBID EFH
IngestDate Sun Mar 05 22:30:09 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_081088633
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8108863
ParticipantIDs uspatents_grants_08108863
PatentNumber 8108863
PublicationCentury 2000
PublicationDate 20120131
PublicationDateYYYYMMDD 2012-01-31
PublicationDate_xml – month: 01
  year: 2012
  text: 20120131
  day: 31
PublicationDecade 2010
PublicationYear 2012
References Rosu et al. (2006/0075404) 20060400
International Search Report and Written Opinion mailed Jan. 16, 2007 for PCT Patent Application No. PCT/US2006/037042.
Sekigouchi et al. (2002/0049897) 20020400
Potter et al. (2003/0023885) 20030100
Arora, Nimar S., et al., "Thread Scheduling for Multiprogrammed Multiprocessors", ACM Symposium on Parallel Algorithms and Architectures; Proceedings of the 10th Annual ACM Symposium on Parallel Algorithms and Architectures: Puerto Vallarta, MX: pp. 119-129; 1998; ISBN: 0-89791-989-0.
Seng, J., et al., "Power-Sensitive Multithreaded Architecture", Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in computers & processors, Austin TX, Sep. 17-20, 2000, pp. 199-206.
Bacon (6622253) 20030900
(WO-9917186) 19990400
Turner, V., et al., "Sun's Throughput Computing Strategy to create a Quantum Change in Server Performance", IDC White paper, Feb. 25, 2004, whole document.
Figueiredo, R., et al., "Impact of Heterogeneity on DSM Performance", 6th International Symposium on High Performance Computer Architecture, Toulouse France, Jan. 2000, pp. 26-35.
Folegnani, D. et al., "Energy-Effective Issue Logic", Proceedings of the 28th Annual International Symposium on Computer Architecture, Gotebog, Sweden, Jun. 30-Jul. 4, 2001, pp. 230-239.
USPTO, "Office Action", U.S. Appl. No. 10/952,627, Mailed Jun. 22, 2007, whole document.
Non Final Office Action mailed Apr. 28, 2010, for U.S. Appl. No. 11/235,865.
Sutardja (2007/0094444) 20070400
Office Action mailed May 11, 2010 for Japanese Patent Application No. 2007-549606 Translation available only.
Lippert (2005/0223382) 20051000
USPTO, "First Office Action", U.S. Appl. No. 11/027,445, Mailed Aug. 4, 2009, whole document.
Barroso, L., et al., "Piranha: A Scalable Architecture Base on Single-Chip Multiprocessing", Proceedings of the 27th International Symposium on Computer Architecture, Vancouver, British Columbia, Jun. 10-14, 2000, pp. 282-293.
Isci, C., et al., "Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data", Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, San Diego CA, Dec. 3-5, 2003, pp. 93-104.
Fung (7237129) 20070600
KR PTO, "Office Action", Korean Application No. 2007-7017501, Mailed Nov. 28, 2008, whole document.
Mayes, K. R. et al., "User-Level Threads on a General Hardware Interface", Operating Systems Review, ACM, New York, US, vol. 29, No. 4, Oct. 1995, pp. 57-62.
Dwork et al. (5513354) 19960400
TW PTO, "Office Action", Taiwan Application No. 94133804, Mailed Nov. 21, 2007.
JPO, "Office Action", Japanese Application No. 2007-533787; Mailed Nov. 17, 2009, whole document.
Grochowski et al. (6564328) 20030500
Bitar et al. (6766515) 20040700
Bahali et al. (7664968) 20100200
Browning et al. (6415388) 20020700
Subramanian et al. (5867711) 19990200
JPO, "Office Action", Japanese Application No. 2007-533787; Mailed Jul. 7, 2009, whole document.
Notice of Reasons for Rejection mailed May 11, 2010 for Japanese Patent Application No. 2009-232857.
International Patent Cooperation, "International Search Report", International Application No. PCT/US2005/35145, Mailed Aug. 2, 2006, whole document.
Patent Cooperation Treaty, "International Search Report", International Application No. PCT/US2006/037042, Mailed Apr. 1, 2005, Whole Document.
Gunther, S., et al., "Managing the Impact of Increasing Microprocessor Power Consumption", Intel Technology Journal, Q1 Issue, 2001, whole document.
Sasada, Koichi et al., "Implementation and Evaluation of a Thread Library for Multithreaded Architecture", International Conference on Parallel and Distributed Processing Techniques and Applications, vol. 2, 2003, pp. 609-615.
Sundaresan (6289369) 20010900
Goel, S. , et al., "Distributed Scheduler for High Performance Data-Centric Systems", IEEE Tencon 2003-Conference on convergent technologies for the Asia-Pacific Region-Bangalore, India, vol. 4 or 4 Conf. 18, Oct. 15, 2003, whole document.
Anderson, Thomas E., et al., "Scheduler Activations: Effective Kernel Support for the User-Level Management of Parallelism", ACM Transactions on Computer Systems, vol. 10, No. 1, Feb. 1992, pp. 53-79.
Boyd et al. (2004/0049580) 20040300
Annavaram, M. et al., Fixing the Sequential Bottleneck by Regulating Energy Per Instruction on CMPs, Technology @ Intel Magazine, Oct. 2005, pp. 1-7.
International Patent Cooperation, "International Preliminary Report on Patentability", International Application No. PCT/US2005/047334, Mailed Jul. 13, 2007, whole document.
(20027367) 20020100
Moriyama, Takao et al., "A Multiprocessor Resource Management Scheme which Considers Program Grain Size", IPSJ Research Report, Information Processing Society of Japan (IPSJ), Jul. 18, 1990, vol. 90, No. 60, (National Academic Article 2000-00160-017), pp. 103-108.
Honda, Dai et al., "An Efficient Caching Technique Using Speculative Threads on Hyper-Threading Technology", IPSJ Research Report, Information Processing Society of Japan (IPSJ), vol. 2004, No. 80 (ARC-159) Jul. 31, 2004; English Abstract available only, pp. 43-48.
Oka, M., et al., "Designing and Programming the Emotion Engine", IEEE Micro, Nov.-Dec. 1999, pp. 20-28.
Duault et al. (5428781) 19950600
Liu, C. et al., Exploiting Barriers to Optimize Power Consumption of CMPs, IEEE 2005, 10 pages.
USPTO, "Non-Final Office Action", U.S. Appl. No. 11/027,445, Mailed Feb. 16, 2010, whole document.
Dean, Alexander G., "Compiling for Fine-Grain Concurrency: Planning and Performing Software Thread Integration", IEEE Computer Society, Proceedings of the 23rd IEEE Real-Time Systems Symposium, Center for embedded Systems Research, 2002, whole document.
Patent Cooperation Treaty, "International Preliminary Report on Patentability", International Application No. PCT/US2006/037042, Mailed Mar. 26, 2008, whole document.
Kling et al. (2001/0003207) 20010600
Buch (2002/0188877) 20021200
International Preliminary Report on Patentability mailed on Apr. 3, 2008 for PCT Patent Application No. PCT/US2006/037042.
Gebotys, C., et al., "Power Minimization in Heterogeneous Processing", Proceedings of the 29th Annual Hawaii Conference on System Sciences, Maui, Hawaii, Jan. 3-6, 1996, pp. 330-337.
Yoshiki, Satou et al., "Proposals for Realizing Partial Continuous Execution in Java", Information Processing Research Journal, Information Processing Society of Japan, Mar. 29, 2002, vol. 2002, Section 32, pp. 85-90 (National Society Paper 2003-01445-014), pp. 85-90.
Delaluz, V. , "Reducing DTLB Energy Through Dynamic Resizing", Proceedings of the 21st International Conference on Computer Design, San Jose, CA, Oct. 13-15, 2003, pp. 358-363.
Manne, S. , et al., "Pipeline Gating: Speculation Control for Energy Reduction", Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, Jun. 27-Jul. 2, 1998, pp. 132-141.
Barekas, et al., "Nanothreads vs. Fibers for the Support of Fine Grain Parallelism on Windows NT/2000 Platforms", Lecture Notes in Computer Science, pp. 146-159.
TW PTO, "Office Action", Taiwan Application No. 94133804, Mailed Dec. 30, 2008, whole document.
Kissell (7610473) 20091000
Kumar, Rakesh , et al., "A Multi-Core Approach to Addressing the Energy-Complexity Problem in", Department of Computer Science and Engineering; University of California, San Diego: In Proceedings of the Workshop on Complexity-Effective Design(WCED), Jun. 2003, whole document.
Menasce, D. , et al., "Cost-Performance Analysis of Heterogeneity in Supercomputer Architectures", Proceedings of the 1990 Conference on Supercomputing, New York, NY Nov. 12-16, 1990, pp. 169-177.
Cooper et al. (2004/0107369) 20040600
Boehm (7451146) 20081100
Joy et al. (6542991) 20030400
Rosenbluth et al. (2003/0041228) 20030200
USPTO, "Office Action", U.S. Appl. No. 10/952,627, Mailed Dec. 11, 2007, whole document.
International Roadmap Committee, "International Technology Roadmap for Semiconductors: Executive Summary", 2003 Edition, 65 Pages.
Evans, S., "ISL8565VAL1: Voltage Regulator Down Solutions for Intel Designs", Intersil Americas, Inc. Application Note AN1126, Feb. 16, 2004, 16 pages.
Hollingsworth, Jeffrey K., Critical Path Profiling of Message Passing and Shared-Memory Programs; IEEE Transactions on Parallel and Distributed Systems, vol. 9, No. 10; Oct. 1998.
Hammond, L., et al., "The Stanford Hydra CMP", HotChips '99, Palo Alto CA, Sep. 1999, whole document.
Brooks, D., et al., "Dynamic Thermal Management for High-Performance Microprocessors", Proceedings of the 7th International Symposium on High Performance Computer Architecture, Monterey Mexico, Jan. 20-24, 2001, pp. 171-182.
Larus, James R., et al., "Using Cohort Scheduling to Enhance Server Performance", Microsoft Research, Proceedings of the 202 USENIX Annual Technical Conference, Monterey CA, Jun. 10, 2002, whole document.
Parikh, D., et al., "Power Issues Related to Branch Prediction", Proceedings of the 8th International Symposium on High-Performance Computer Architecture, Boston MA, Feb. 2-6, 2002, pp. 233-344.
Decision of Rejection mailed Feb. 1, 2011 for Japanese Patent Application 2009-232857.
Morad, T., et al., "Asymmetric Cluster Chip Multi-Processing", ACCMP, CCIT Report #488, May 2004, Whole Document.
Schantz (2005/0155032) 20050700
(H11338719) 19991200
Oikawa, Shuichi et al., "User-Level Real-Time Threads", Proceedings of the 11th IEEE Workshop on Real-Time Operating Systems and Software, (RTOSS'94), May 1994, pp. 7-11.
Watts, Jr. (2002/0099514) 20020700
Ranganathan et al. (2007/0067656) 20070300
Rawson, III (7318164) 20080100
Fleischmann, M., "LongRun Power Management: Dynamic Power Management for Crusoe Processors", Transmeta Corporation, Jan. 17, 2001, 18 pages.
Gonzalez, J., et al., "Dynamic Cluster Resizing", Proceedings of the 21st International Conference on Computer Design, San Jose CA, Oct. 13-15, 2003, pp. 375-378.
USPTO, "Notice of Allowance", U.S. Appl. No. 10/952,627, Mailed Jun. 6, 2008, whole document.
Efthymiou, A., et al., "Adaptive Pipeline Depth Control for Processor Power-Manageme
References_xml – year: 20021200
  ident: 2002/0188877
  contributor:
    fullname: Buch
– year: 20080600
  ident: 7386739
  contributor:
    fullname: Ghiasi et al.
– year: 20020100
  ident: 20027367
– year: 19990200
  ident: 5867711
  contributor:
    fullname: Subramanian et al.
– year: 20030400
  ident: 6542991
  contributor:
    fullname: Joy et al.
– year: 20030200
  ident: 2003/0037089
  contributor:
    fullname: Cota-Robles et al.
– year: 20091000
  ident: 7610473
  contributor:
    fullname: Kissell
– year: 20040300
  ident: 6711691
  contributor:
    fullname: Howard et al.
– year: 19990800
  ident: WO-9917186
– year: 20081100
  ident: 7451146
  contributor:
    fullname: Boehm
– year: 20050700
  ident: 2005/0155032
  contributor:
    fullname: Schantz
– year: 20020400
  ident: 2002/0049897
  contributor:
    fullname: Sekigouchi et al.
– year: 20040600
  ident: 2004/0107369
  contributor:
    fullname: Cooper et al.
– year: 19960400
  ident: 5513354
  contributor:
    fullname: Dwork et al.
– year: 20030500
  ident: 6564328
  contributor:
    fullname: Grochowski et al.
– year: 20070400
  ident: 2007/0094444
  contributor:
    fullname: Sutardja
– year: 20020400
  ident: 2002108958
– year: 19991200
  ident: H11338719
– year: 20041000
  ident: 6804632
  contributor:
    fullname: Orenstien et al.
– year: 20061100
  ident: 7140019
  contributor:
    fullname: May et al.
– year: 20020700
  ident: 6415388
  contributor:
    fullname: Browning et al.
– year: 20020100
  ident: 2002007367
– year: 20010900
  ident: 6289369
  contributor:
    fullname: Sundaresan
– year: 19950600
  ident: 5428781
  contributor:
    fullname: Duault et al.
– year: 20020800
  ident: 6434590
  contributor:
    fullname: Blelloch et al.
– year: 20030900
  ident: 6622253
  contributor:
    fullname: Bacon
– year: 20030100
  ident: 2003/0023885
  contributor:
    fullname: Potter et al.
– year: 19990400
  ident: WO-9917186
– year: 20020600
  ident: 6411156
  contributor:
    fullname: Borkar et al.
– year: 20040300
  ident: 2004/0049580
  contributor:
    fullname: Boyd et al.
– year: 20060900
  ident: 2006/0206881
  contributor:
    fullname: Dodge et al.
– year: 20010600
  ident: 2001/0003207
  contributor:
    fullname: Kling et al.
– year: 20060400
  ident: 2006/0075404
  contributor:
    fullname: Rosu et al.
– year: 20030200
  ident: 2003/0041228
  contributor:
    fullname: Rosenbluth et al.
– year: 20030400
  ident: 2003/0079093
  contributor:
    fullname: Fujii et al.
– year: 20030700
  ident: 2003/0126478
  contributor:
    fullname: Burns et al.
– year: 20030600
  ident: 2003/0110012
  contributor:
    fullname: Orenstien et al.
– year: 20081000
  ident: 7437581
  contributor:
    fullname: Grochowski et al.
– year: 20031100
  ident: 2003/0217090
  contributor:
    fullname: Chauvel et al.
– year: 20021100
  ident: 2002/0170038
  contributor:
    fullname: Yeh et al.
– year: 20060100
  ident: 2006/0020831
  contributor:
    fullname: Golla et al.
– year: 20080500
  ident: 7376954
  contributor:
    fullname: Kissell
– year: 19950700
  ident: 0697654
– year: 20040700
  ident: 6766515
  contributor:
    fullname: Bitar et al.
– year: 20080100
  ident: 7318164
  contributor:
    fullname: Rawson, III
– year: 20070300
  ident: 2007/0067656
  contributor:
    fullname: Ranganathan et al.
– year: 20070600
  ident: 7237129
  contributor:
    fullname: Fung
– year: 20020700
  ident: 2002/0099514
  contributor:
    fullname: Watts, Jr.
– year: 20040500
  ident: 2004/0088708
  contributor:
    fullname: Ramanujam et al.
– year: 20030600
  ident: 2003/0117175
  contributor:
    fullname: Green et al.
– year: 20051000
  ident: 2005/0223382
  contributor:
    fullname: Lippert
– year: 20100200
  ident: 7664968
  contributor:
    fullname: Bahali et al.
Score 2.8356903
Snippet A first execution time of a first thread executing on a first processing unit of a multiprocessor is determined. A second execution time of a second thread...
SourceID uspatents
SourceType Open Access Repository
Title Load balancing for multi-threaded applications via asymmetric power throttling
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8108863
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LSwMxEB7aImhPior1RQ5eo2n2lT2XLoto6UGht5JssiK426WbKv57Z7ZSetFrApNhwsw3Id_MANyVGHdLHeIzNaGSHGXR59Ig5VJTdh5IFYdUKPw8i_PX8HERLXqQ72phKnQj3qAu7f2mbfyqI1dieN9ePN82f6YegTV1H_iqP1bazm35oMboL3HQh74SRO2bZvkQDlEEpmy1b_dAIzuGg3m3egI9V5_C7AllMENUwgLxgmG2yDo6H_doT22dZfu_yezzXTPdflcVzbwqWEPjzBhNNfCeSsjPgGXTl0nOd4cv39ZEalmKXyWDcxjg495dABOiTFQkC1lYjVgeGReOU4MmkkbE0iYjGP0p5vKfvSs4Qmgn1gVG2WsY-PXG3SB8enPb2eYH-Nl8Ew
link.rule.ids 230,309,783,805,888,64367
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLbGQDxOIEDbeOXANdClbdqegarAqHoAabcqbVqERLtqzUD8-9kdmnaBayI5kSP7s5XPNsB1iX63VA6mqR6V5PgabS6wAy4URee28KVDhcIvsYzenKepO-1BtK6FqdCMeIN3aW8WbWNmHbkS3fvq4fmq-TP1CKyp-8B3_TlTOtHlrT9Ge5H2FmwjxsouJQujA9hDIRi01abdgI3wEHaSbvUIekV9DPEEpbCMyIQ5IgbDeJF1hD5uUKNKF5pt_iezrw_FVPtTVTT1KmcNDTRjNNfAGCoiPwEWPrzeRXx9ePo-J1pLav1e0z6FPqb3xQCYZZWe74pc5FohmrtZ4YyDDJUkMksK7Q1h-KeY0T97V7Cb3Ifp5DF-PoN9xHmiYKDLPYe-mS-KC8RSk112aloCOI1_EA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Load+balancing+for+multi-threaded+applications+via+asymmetric+power+throttling&rft.inventor=Rakvic%2C+Ryan&rft.inventor=Hankins%2C+Richard+A&rft.inventor=Grochowski%2C+Ed&rft.inventor=Wang%2C+Hong&rft.inventor=Annavaram%2C+Murali&rft.inventor=Poulsen%2C+David+K&rft.inventor=Shah%2C+Sanjiv&rft.inventor=Shen%2C+John&rft.inventor=Chinya%2C+Gautham&rft.number=8108863&rft.date=2012-01-31&rft.externalDBID=n%2Fa&rft.externalDocID=08108863