SIMD arithmetic device capable of high-speed computing

A general-purpose register file including a plurality of general-purpose registers stores parallel arithmetic data. A plurality of pattern registers store a plurality of items of pattern data indicating the rearrangement of data in bytes, in half words, in words, or in a combination of these units....

Full description

Saved in:
Bibliographic Details
Main Author Uchiyama, Masato
Format Patent
LanguageEnglish
Published 01.11.2011
Online AccessGet full text

Cover

Loading…
Abstract A general-purpose register file including a plurality of general-purpose registers stores parallel arithmetic data. A plurality of pattern registers store a plurality of items of pattern data indicating the rearrangement of data in bytes, in half words, in words, or in a combination of these units. A data select circuit selects one of the items of pattern data stored in the plurality of pattern registers according to specifying data included in an instruction. A rearranging circuit rearranges parallel arithmetic data according to the item of pattern data selected by the data select circuit.
AbstractList A general-purpose register file including a plurality of general-purpose registers stores parallel arithmetic data. A plurality of pattern registers store a plurality of items of pattern data indicating the rearrangement of data in bytes, in half words, in words, or in a combination of these units. A data select circuit selects one of the items of pattern data stored in the plurality of pattern registers according to specifying data included in an instruction. A rearranging circuit rearranges parallel arithmetic data according to the item of pattern data selected by the data select circuit.
Author Uchiyama, Masato
Author_xml – sequence: 1
  givenname: Masato
  surname: Uchiyama
  fullname: Uchiyama, Masato
BookMark eNrjYmDJy89L5WQwC_b0dVFILMosychNLclMVkhJLctMTlVITixITMpJVchPU8jITM_QLS5ITU1RSM7PLSgtycxL52FgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrAwsDU0NDIyJgIJQAdDi-H
ContentType Patent
CorporateAuthor Kabushiki Kaisha Toshiba
CorporateAuthor_xml – name: Kabushiki Kaisha Toshiba
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 08051122
GroupedDBID EFH
ID FETCH-uspatents_grants_080511223
IEDL.DBID EFH
IngestDate Sun Mar 05 22:33:00 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_080511223
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8051122
ParticipantIDs uspatents_grants_08051122
PatentNumber 8051122
PublicationCentury 2000
PublicationDate 20111101
PublicationDateYYYYMMDD 2011-11-01
PublicationDate_xml – month: 11
  year: 2011
  text: 20111101
  day: 01
PublicationDecade 2010
PublicationYear 2011
References Macy et al. (2004/0054877) 20040300
Sebot et al. (7685212) 20100300
(2001-344099) 20011200
Office Action issued Nov. 2, 2010 in Japanese Patent Application No. 2006-292960 (with English abstract).
(2006-190035) 20060700
Sebot et al. (7272622) 20070900
Debes et al. (2004/0054878) 20040300
Iwanaga (7500089) 20090300
Chen et al. (7818356) 20101000
(2006-504165) 20060200
References_xml – year: 20040300
  ident: 2004/0054878
  contributor:
    fullname: Debes et al.
– year: 20101000
  ident: 7818356
  contributor:
    fullname: Chen et al.
– year: 20011200
  ident: 2001-344099
– year: 20100300
  ident: 7685212
  contributor:
    fullname: Sebot et al.
– year: 20070900
  ident: 7272622
  contributor:
    fullname: Sebot et al.
– year: 20060700
  ident: 2006-190035
– year: 20090300
  ident: 7500089
  contributor:
    fullname: Iwanaga
– year: 20060200
  ident: 2006-504165
– year: 20040300
  ident: 2004/0054877
  contributor:
    fullname: Macy et al.
Score 2.831786
Snippet A general-purpose register file including a plurality of general-purpose registers stores parallel arithmetic data. A plurality of pattern registers store a...
SourceID uspatents
SourceType Open Access Repository
Title SIMD arithmetic device capable of high-speed computing
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8051122
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NSwMxEB1qEbQnRcValRy8RiNJdrdn7bIKlYIKvZVNMtFDu7t0t_j3naRSvOg1gckkYb7CvBeAm3tNVQ-mnqOyhiuPgmdjbbi2iUwkOWWdBoDz9CUp3tXzXM97UOywMCsyI96QLu3tpm26OjZXknvfXjzfkj8HjsAqsA98Vcu6dDPn7zIRUgdyxnuZCK1dk7wYwAGJoJSt6tpfQSM_gv1ZHD2GHlYnkLw-TR8Zlabd5yogB5nDYKXMUrgyS2S1Z4E7mLcN6c5s_G2B4sopsHzy9lDw3SKLj3VoXlmIH2XkGfSpiMdzYDYVolRO09YTJUpnvESHNpOlG6My6RCGf4q5-GduBIfxlTOi4y6h3603eEVhsjPX8Qy-AcNpc4k
link.rule.ids 230,309,786,808,891,64396
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLamgXicQIAYzxy4BoKatN2ZreqATZUAabepSVw4bG21dtrfx8nQxAWuiZQ4D_uzI38OwN2joqgHo4KjNJrLAgWP-0pzZcIgDMgoq8gRnMeTMP2Qz1M17UC65cIsSI14TbI096umbiufXEnmfXPwfFP82dUILF31gXU5r3Kb2eIhFs51IGO84zDW3fVhkh7CPg1CTlvZNr9gIzmC3cy3HkMHyxMI30bjAaPgtP1aOO4gs-j0lBkCLD1HVhXMVQ_mTU3SM-P_WyBkOQWWDN-fUr6dZPa5dOkrM_EjTnAGXQrj8RyYiYTIpVW0-FCK3OoiQIsmDnLbR6mjHvT-HObin75b2MsGyex1NHm5hAP_5OmpclfQbZcrvCbMbPWN345vmzR2hQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SIMD+arithmetic+device+capable+of+high-speed+computing&rft.inventor=Uchiyama%2C+Masato&rft.number=8051122&rft.date=2011-11-01&rft.externalDBID=n%2Fa&rft.externalDocID=08051122