Semiconductor integrated circuit

During a period of preparation for actual operation, a reference clock is supplied to both a comparison clock input portion and a feedback clock input portion of a phase comparator while a feedback loop of a PLL (phase-locked loop) is interrupted, and a delay of a reset signal within the phase compa...

Full description

Saved in:
Bibliographic Details
Main Author Sumita, Masaya
Format Patent
LanguageEnglish
Published 18.10.2011
Online AccessGet full text

Cover

Abstract During a period of preparation for actual operation, a reference clock is supplied to both a comparison clock input portion and a feedback clock input portion of a phase comparator while a feedback loop of a PLL (phase-locked loop) is interrupted, and a delay of a reset signal within the phase comparator is adjusted so as to reduce a detection dead zone of phase differences in the phase comparator.
AbstractList During a period of preparation for actual operation, a reference clock is supplied to both a comparison clock input portion and a feedback clock input portion of a phase comparator while a feedback loop of a PLL (phase-locked loop) is interrupted, and a delay of a reset signal within the phase comparator is adjusted so as to reduce a detection dead zone of phase differences in the phase comparator.
Author Sumita, Masaya
Author_xml – sequence: 1
  givenname: Masaya
  surname: Sumita
  fullname: Sumita, Masaya
BookMark eNrjYmDJy89L5WRQCE7NzUzOz0spTS7JL1LIzCtJTS9KLElNUUjOLEouzSzhYWBNS8wpTuWF0twMCm6uIc4euqXFBUB1eSXF8UANIMrAwsDEwNDcwJgIJQBA-ihU
ContentType Patent
CorporateAuthor Panasonic Corporation
CorporateAuthor_xml – name: Panasonic Corporation
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 08040170
GroupedDBID EFH
ID FETCH-uspatents_grants_080401703
IEDL.DBID EFH
IngestDate Sun Mar 05 22:33:12 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_080401703
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8040170
ParticipantIDs uspatents_grants_08040170
PatentNumber 8040170
PublicationCentury 2000
PublicationDate 20111018
PublicationDateYYYYMMDD 2011-10-18
PublicationDate_xml – month: 10
  year: 2011
  text: 20111018
  day: 18
PublicationDecade 2010
PublicationYear 2011
References Treadway (3610954) 19711000
Hatchett et al. (4378509) 19830300
Chien (6154096) 20001100
Ooishi et al. (6166990) 20001200
Johnson (5297092) 19940300
Ferraiolo et al. (5757238) 19980500
Japanese Office Action, with English Translation, issued in Japanese Patent Application No. JP 2003-151943, mailed Jun. 26, 2007.
Arimoto et al. (6400625) 20020600
English Translation of Chinese Office Action issued in Chinese Patent Application No. CN 200510068135.2, dated Apr. 4, 2008.
Machida (5457788) 19951000
(63-119318) 19880500
(2000-224035) 20000800
(9-130240) 19970500
(2003-333698) 20031100
Volk et al. (4829258) 19890500
Lofgren et al. (4922141) 19900500
Lin (6407601) 20020600
Pawlowski (5905996) 19990500
Japanese Office Action, with English Translation, issued in Japanese Patent Application No. JP 2007-218055, mailed Mar. 18, 2008.
Young et al. (5412349) 19950500
Watanabe (2006/0156119) 20060700
(7-262781) 19951000
(01-099433) 19990400
References_xml – year: 19830300
  ident: 4378509
  contributor:
    fullname: Hatchett et al.
– year: 20001200
  ident: 6166990
  contributor:
    fullname: Ooishi et al.
– year: 19940300
  ident: 5297092
  contributor:
    fullname: Johnson
– year: 19951000
  ident: 5457788
  contributor:
    fullname: Machida
– year: 20020600
  ident: 6407601
  contributor:
    fullname: Lin
– year: 19990500
  ident: 5905996
  contributor:
    fullname: Pawlowski
– year: 19880500
  ident: 63-119318
– year: 19890500
  ident: 4829258
  contributor:
    fullname: Volk et al.
– year: 20000800
  ident: 2000-224035
– year: 20020600
  ident: 6400625
  contributor:
    fullname: Arimoto et al.
– year: 19900500
  ident: 4922141
  contributor:
    fullname: Lofgren et al.
– year: 19950500
  ident: 5412349
  contributor:
    fullname: Young et al.
– year: 19990400
  ident: 01-099433
– year: 20001100
  ident: 6154096
  contributor:
    fullname: Chien
– year: 19980500
  ident: 5757238
  contributor:
    fullname: Ferraiolo et al.
– year: 19970500
  ident: 9-130240
– year: 19711000
  ident: 3610954
  contributor:
    fullname: Treadway
– year: 20060700
  ident: 2006/0156119
  contributor:
    fullname: Watanabe
– year: 20031100
  ident: 2003-333698
– year: 19951000
  ident: 7-262781
Score 2.8297374
Snippet During a period of preparation for actual operation, a reference clock is supplied to both a comparison clock input portion and a feedback clock input portion...
SourceID uspatents
SourceType Open Access Repository
Title Semiconductor integrated circuit
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8040170
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fS8MwED7mENQnRcX5izz4Gl1t2uZdVoqgDFTYm-RyLQw0HW2K__4u3Si-bE-BJFwS7pLLB1--ADxgZjkKDEpDupIK2Re6SozEuESjdEpZ_3vD23tafKnXRbIYQTG8hfnlbSRXPJf2sWtXvu7JlXy8bxwvN-LPQSPQBfWBP_dTG5pT9aQ5GqOMwfuBngZq1ywvTuCITfCVzfn2X9LIT-Fw3teewah05yA-Ag-9dkFgtW7EoNNAwi4b2y39BYh89vlSyMHcN3cIxXQ7bHwJY4br5RUIzsm2oogY4aFCRJ0mESpNVmXGWoonMNlp5npP2w0cP2_5Z5G-hbFvuvKOE6LH-361awQqbHU
link.rule.ids 230,309,786,808,891,64394
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NS8QwEB2WVXQ9KSqunzl4jVqbtrmvW-rXUlBhb0smaWFB06VN8e876S7Fi54CSZgkzCQvDyYvANeYaIoChVwZWXKB5AtZRopjWKASMjZJ93vD6yzOPsTTPJoPIOvfwnzRNuIrmktz0zYrV3XJlXS8rx3P1-LPXiPQevWBb_tZKZOb8lZSNAYJkfctj7FeRX-aZnuwS0bo0mZd8ws20n3YzrvaAxgU9hDYm89Er6yXWK1q1is1GKaXtW6X7ghYOn2fZLw3t6AOvrjbDBwew5AIe3ECjFBZlyYwxPFQIKKMowCFNFokSmsTjmH8p5nTf9quYCd_SBcvj7PnMxjdb5LRAnkOQ1e3xQWho8PLbuE_gu1vbw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+integrated+circuit&rft.inventor=Sumita%2C+Masaya&rft.number=8040170&rft.date=2011-10-18&rft.externalDBID=n%2Fa&rft.externalDocID=08040170