Method of fabricating gate structures
22 An embodiment of the disclosure includes a method of forming metal gate structures. A substrate is provided. A first dummy gate electrode and a second dummy gate electrode are formed on the substrate. The first dummy gate electrode comprises first spacers on its sidewalls and the second dummy gat...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
04.10.2011
|
Online Access | Get full text |
Cover
Loading…
Abstract | 22 An embodiment of the disclosure includes a method of forming metal gate structures. A substrate is provided. A first dummy gate electrode and a second dummy gate electrode are formed on the substrate. The first dummy gate electrode comprises first spacers on its sidewalls and the second dummy gate electrode comprises second spacers on its sidewalls. A hardmask layer is formed to covers both the first dummy gate electrode and the second dummy gate electrode. A patterned photoresist layer on the hardmask layer that covers a portion of the hardmask layer over the second dummy gate electrode and that leaves a portion of the hardmask layer over the first dummy gate electrode exposed. The portion of the exposed hardmask layer over the first dummy gate electrode is removed. The first spacers and the first dummy gate electrode is exposed to a first plasma environment comprising O2, HBr, and Cl. The first dummy gate electrode is removed in a second plasma environment comprising NF3, HBr, and Clthereby leaving a hole surrounded by the first spacers. The hole is filled with a metal gate layer. |
---|---|
AbstractList | 22 An embodiment of the disclosure includes a method of forming metal gate structures. A substrate is provided. A first dummy gate electrode and a second dummy gate electrode are formed on the substrate. The first dummy gate electrode comprises first spacers on its sidewalls and the second dummy gate electrode comprises second spacers on its sidewalls. A hardmask layer is formed to covers both the first dummy gate electrode and the second dummy gate electrode. A patterned photoresist layer on the hardmask layer that covers a portion of the hardmask layer over the second dummy gate electrode and that leaves a portion of the hardmask layer over the first dummy gate electrode exposed. The portion of the exposed hardmask layer over the first dummy gate electrode is removed. The first spacers and the first dummy gate electrode is exposed to a first plasma environment comprising O2, HBr, and Cl. The first dummy gate electrode is removed in a second plasma environment comprising NF3, HBr, and Clthereby leaving a hole surrounded by the first spacers. The hole is filled with a metal gate layer. |
Author | Wu, Pochi Hsu, Ju-Wang Chen, Ryan Chia-Jen |
Author_xml | – sequence: 1 givenname: Pochi surname: Wu fullname: Wu, Pochi – sequence: 2 givenname: Ju-Wang surname: Hsu fullname: Hsu, Ju-Wang – sequence: 3 givenname: Ryan Chia-Jen surname: Chen fullname: Chen, Ryan Chia-Jen |
BookMark | eNrjYmDJy89L5WRQ9U0tychPUchPU0hLTCrKTE4sycxLV0hPLElVKC4pKk0uKS1KLeZhYE1LzClO5YXS3AwKbq4hzh66pcUFQJV5JcXx6UWJIMrAwsDYwMjQxJgIJQAAECnR |
ContentType | Patent |
CorporateAuthor | Taiwan Semiconductor Manufacturing Company, Ltd |
CorporateAuthor_xml | – name: Taiwan Semiconductor Manufacturing Company, Ltd |
DBID | EFH |
DatabaseName | USPTO Issued Patents |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EFH name: USPTO Issued Patents url: http://www.uspto.gov/patft/index.html sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
ExternalDocumentID | 08030214 |
GroupedDBID | EFH |
ID | FETCH-uspatents_grants_080302143 |
IEDL.DBID | EFH |
IngestDate | Sun Mar 05 22:31:24 EST 2023 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-uspatents_grants_080302143 |
OpenAccessLink | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8030214 |
ParticipantIDs | uspatents_grants_08030214 |
PatentNumber | 8030214 |
PublicationCentury | 2000 |
PublicationDate | 20111004 |
PublicationDateYYYYMMDD | 2011-10-04 |
PublicationDate_xml | – month: 10 year: 2011 text: 20111004 day: 04 |
PublicationDecade | 2010 |
PublicationYear | 2011 |
References | Kurihara et al. (2008/0045022) 20080200 Booth et al. (2009/0101956) 20090400 Wang et al. (2009/0014812) 20090100 Chang et al. (2010/0270627) 20101000 |
References_xml | – year: 20101000 ident: 2010/0270627 contributor: fullname: Chang et al. – year: 20080200 ident: 2008/0045022 contributor: fullname: Kurihara et al. – year: 20090400 ident: 2009/0101956 contributor: fullname: Booth et al. – year: 20090100 ident: 2009/0014812 contributor: fullname: Wang et al. |
Score | 2.8287225 |
Snippet | 22 An embodiment of the disclosure includes a method of forming metal gate structures. A substrate is provided. A first dummy gate electrode and a second dummy... |
SourceID | uspatents |
SourceType | Open Access Repository |
Title | Method of fabricating gate structures |
URI | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8030214 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NTwIxEJ0AMRFOGiUiaHrQY6V2u19nwmZjguGgCTfSsi0X7RJ3iX_fmV0hXuTaJtNp-vE6k9c3AA9KxnGkNxEvdCC4In6jdrHhNnVCakQQaSmhv3iN8nf1sgpXHciPf2E-8RjxHfpSPe2rXV025Eq83tuF5634M2kEelIf-PYfpS6WhZsmuFslVbTuJoKoXfMsH8A5msAnm6-rP6CRXcDZsmm9hI71V_C4aIo1s9Ixp01bncdvGaWxWKviusfQ9xpYNn-b5fxoc739Iq7KWvyOHQyhhzG7vQFG5SyKTYpY_WxVEKSJTaU1IlFhaKTW4QhG_5q5PdE3hr48kNDUBHronb1DVKzNfTPlH47pbA4 |
link.rule.ids | 230,309,786,808,891,64396 |
linkProvider | USPTO |
linkToPdf | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV07T8MwED5VBUGZQIAoTw8wGoLjvGZoFB6tMoDULbIbuws4VZOKv9-7BCoWWG3pfJbP_nzW5-8ArqWIolDNQl4q3-OS-I3KRpqbxHpCIYIIQw_640mYvcvnaTDtQbb5C_OJ24gv0Jf6dlUvmqolV-Lx3i0878SfSSPQkfrAl_uoVJmX9i7GaBVU0XqLMJZifZRme7CLRvDS5pr6F2yk-7Cdt60H0DPuEG7GbblmVllmle7q87g5o4cs1um4rjD5PQKWjt4eMr6xWcyXxFYpvO_R_WPoY9ZuToBRQYtyliBa3xvp-0lsEmG0F8sg0EKpYAjDP82c_tN3BTv5Y1q8Pk1ezmAgfhhp8hz66Ki5QIhs9GU7-zUMD28K |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+of+fabricating+gate+structures&rft.inventor=Wu%2C+Pochi&rft.inventor=Hsu%2C+Ju-Wang&rft.inventor=Chen%2C+Ryan+Chia-Jen&rft.number=8030214&rft.date=2011-10-04&rft.externalDBID=n%2Fa&rft.externalDocID=08030214 |