Electrostatic discharge protection circuit and terminating resistor circuit

Disclosed is an electrostatic discharge protection circuit capable of realizing speeding up of differential signals by reducing a capacitance of the circuit. Transmission lines are connected to an IN terminal and an IN Bar terminal and differential signals are input to the terminals. The ESD protect...

Full description

Saved in:
Bibliographic Details
Main Authors Otsuka, Kanji, Usami, Tamotsu, Akiyama, Yutaka, Ito, Tsuneo, Tanba, Yuko
Format Patent
LanguageEnglish
Published 07.09.2010
Online AccessGet full text

Cover

Abstract Disclosed is an electrostatic discharge protection circuit capable of realizing speeding up of differential signals by reducing a capacitance of the circuit. Transmission lines are connected to an IN terminal and an IN Bar terminal and differential signals are input to the terminals. The ESD protection circuit is connected to the transmission lines and protects an internal circuit from a surge voltage applied to the IN terminal and the IN Bar terminal. A pair of transistors of the ESD protection circuit is formed in the same well. Thereby, when differential signals transit, charges in drains of the pair of transistors holding a state before a transition transfer in the same well. As a result, the capacitances in the drains of the pair of transistors are reduced with respect to the transition of differential signals so that the speeding up of differential signals can be realized.
AbstractList Disclosed is an electrostatic discharge protection circuit capable of realizing speeding up of differential signals by reducing a capacitance of the circuit. Transmission lines are connected to an IN terminal and an IN Bar terminal and differential signals are input to the terminals. The ESD protection circuit is connected to the transmission lines and protects an internal circuit from a surge voltage applied to the IN terminal and the IN Bar terminal. A pair of transistors of the ESD protection circuit is formed in the same well. Thereby, when differential signals transit, charges in drains of the pair of transistors holding a state before a transition transfer in the same well. As a result, the capacitances in the drains of the pair of transistors are reduced with respect to the transition of differential signals so that the speeding up of differential signals can be realized.
Author Akiyama, Yutaka
Otsuka, Kanji
Usami, Tamotsu
Tanba, Yuko
Ito, Tsuneo
Author_xml – sequence: 1
  givenname: Kanji
  surname: Otsuka
  fullname: Otsuka, Kanji
– sequence: 2
  givenname: Tamotsu
  surname: Usami
  fullname: Usami, Tamotsu
– sequence: 3
  givenname: Yutaka
  surname: Akiyama
  fullname: Akiyama, Yutaka
– sequence: 4
  givenname: Tsuneo
  surname: Ito
  fullname: Ito, Tsuneo
– sequence: 5
  givenname: Yuko
  surname: Tanba
  fullname: Tanba, Yuko
BookMark eNqNyrsKwlAMgOEz6ODtHfICghekOktFcHWXcBpPAzUpSfr-VtDd6R_-b54mokKzdKs7ymHqgcEZGvbcohWC3jTGwyqQ2fLAASgNBNmLZbRSwMjZQ-0Hlmn6xM5p9e0iwaW-n6_rwXsMkvBHMfxkU1Wn7fGw2_9B3tCgOUk
ContentType Patent
CorporateAuthor Kabushiki Kaisha Toshiba
Fujitsu Microelectronics Limited
Kyocera Corporation
Fuji Xerox Co., Ltd
Renesas Technology Corp
OKI Semiconductor Co., Ltd
CorporateAuthor_xml – name: Kabushiki Kaisha Toshiba
– name: Fujitsu Microelectronics Limited
– name: Renesas Technology Corp
– name: OKI Semiconductor Co., Ltd
– name: Fuji Xerox Co., Ltd
– name: Kyocera Corporation
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 07791852
GroupedDBID EFH
ID FETCH-uspatents_grants_077918523
IEDL.DBID EFH
IngestDate Sun Mar 05 22:31:22 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_077918523
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7791852
ParticipantIDs uspatents_grants_07791852
PatentNumber 7791852
PublicationCentury 2000
PublicationDate 20100907
PublicationDateYYYYMMDD 2010-09-07
PublicationDate_xml – month: 09
  year: 2010
  text: 20100907
  day: 07
PublicationDecade 2010
PublicationYear 2010
References Ding et al. (2007/0290713) 20071200
Kerr (6815980) 20041100
(2004-071991) 20040300
Otsuka et al. (2005/0040846) 20050200
References_xml – year: 20071200
  ident: 2007/0290713
  contributor:
    fullname: Ding et al.
– year: 20041100
  ident: 6815980
  contributor:
    fullname: Kerr
– year: 20040300
  ident: 2004-071991
– year: 20050200
  ident: 2005/0040846
  contributor:
    fullname: Otsuka et al.
Score 2.7870135
Snippet Disclosed is an electrostatic discharge protection circuit capable of realizing speeding up of differential signals by reducing a capacitance of the circuit....
SourceID uspatents
SourceType Open Access Repository
Title Electrostatic discharge protection circuit and terminating resistor circuit
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7791852
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8QwEB52F0E9KSquL3LwGm23adqcpaUoyh4U9ra0eUhBu0sf-PedaeviRa9JSIYJycyQ7_sCcOv8PBChETwIteJCOsuVCiOuYsyfrYm0s0ROfn6R2Zt4XIWrCWQ7LswnHiO-RVuau67ZtpseXInX-7DxfBB_Jo3AitQHvqqPTW6Wxt1HkSIe8BSmsUfQviTNDmEfp8CUrWqbX0EjPYK9Zd96DBNbncBTMvw4QxSeUjOiw5JKkWWjVAI6iOmy1l3ZMizv2QhTIVgyw5q4l_P4GXAKLE1eHzK-W3n9XhOiZe2NFgZnMMPK3p4D83WxME4Yp4UnIqlULv3YLFwuhSq0VHOY_znNxT99l3AwPHITP-kKZm3d2WuMnW1x0zvmGwY5fNQ
link.rule.ids 230,309,783,805,888,64375
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3JTsMwEB2VglhOIECU1QeuhqZxnPoMiQKFKgeQeosSLygSTass4vfxJKHiAlfbGltj2TMjv_cMcGuc1GWeYtT1pKCMG02F8HwqpjZ_1sqXRiM5-XXOo3f2vPAWA4g2XJilPUZ0bddS3TXVul614Ep7vXcbTzvxZ9QILFB94Kv4XKUqVube9wXygLdgG5-iENwXhNEB7FkjNmkr6upX2AgPYSduW49goItjmAXdnzNI4sklQUIs6hRp0oslWBcRmZeyyWtiC3zSA1UQmExsVdwKevwMOAESBm8PEd3MnHyUiGlJxv0a3VMY2tpenwFxZDZRhikj2Zj5XIiUO1M1MSlnIpNcjGD0p5nzf_puYDd-DJOXp_nsAva7F28kK13CsC4bfWUDaZ1dtz76BkyZf9A
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Electrostatic+discharge+protection+circuit+and+terminating+resistor+circuit&rft.inventor=Otsuka%2C+Kanji&rft.inventor=Usami%2C+Tamotsu&rft.inventor=Akiyama%2C+Yutaka&rft.inventor=Ito%2C+Tsuneo&rft.inventor=Tanba%2C+Yuko&rft.number=7791852&rft.date=2010-09-07&rft.externalDBID=n%2Fa&rft.externalDocID=07791852