Performance monitors (PMs) for measuring performance in a system and providing a record of transactions performed

Performance monitors (PMs) are provided in a system to identify the execution time for data being transferred within the system and determine operation parameters of the system based on the rate data is transferred. The operation parameters are then used to configure hardware within the system. The...

Full description

Saved in:
Bibliographic Details
Main Authors Baxter, Glenn A, Lilley, Jennifer R
Format Patent
LanguageEnglish
Published 18.05.2010
Online AccessGet full text

Cover

Abstract Performance monitors (PMs) are provided in a system to identify the execution time for data being transferred within the system and determine operation parameters of the system based on the rate data is transferred. The operation parameters are then used to configure hardware within the system. The PMs can provide a histogram of the transactions usable to evaluate system performance. The PMs can provide a time line diagram of the transactions to show the specific order the transactions occurred. The PMs can be provided in a multi-port memory controller (MPMC) to monitor the speed of read and write transactions from the MPMC ports, and used to configure logic within the MPMC to maximize the rate of data flow.
AbstractList Performance monitors (PMs) are provided in a system to identify the execution time for data being transferred within the system and determine operation parameters of the system based on the rate data is transferred. The operation parameters are then used to configure hardware within the system. The PMs can provide a histogram of the transactions usable to evaluate system performance. The PMs can provide a time line diagram of the transactions to show the specific order the transactions occurred. The PMs can be provided in a multi-port memory controller (MPMC) to monitor the speed of read and write transactions from the MPMC ports, and used to configure logic within the MPMC to maximize the rate of data flow.
Author Baxter, Glenn A
Lilley, Jennifer R
Author_xml – sequence: 1
  givenname: Glenn A
  surname: Baxter
  fullname: Baxter, Glenn A
– sequence: 2
  givenname: Jennifer R
  surname: Lilley
  fullname: Lilley, Jennifer R
BookMark eNqNi7sKwkAQAK_Qwtc_bKmFEAwkHyCKjZDCXpbcJhx4u-fuRfDvjaBgaTUwzMzdhIVp5u4NaScakVuCKByyqMG6OdsGRg-R0AYN3EP6CQMDgj0tUwRkD0nlEfy7QlBqRT1IB1mRDdschO27k1-6aYc3o9WHCwfHw2V_2g6WMBNnu_bjOKKo611RlVX5R_ICjVlGSA
ContentType Patent
CorporateAuthor XILINX, Inc
CorporateAuthor_xml – name: XILINX, Inc
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 07720636
GroupedDBID EFH
ID FETCH-uspatents_grants_077206363
IEDL.DBID EFH
IngestDate Mon Mar 06 19:18:31 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_077206363
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7720636
ParticipantIDs uspatents_grants_07720636
PatentNumber 7720636
PublicationCentury 2000
PublicationDate 20100518
PublicationDateYYYYMMDD 2010-05-18
PublicationDate_xml – month: 05
  year: 2010
  text: 20100518
  day: 18
PublicationDecade 2010
PublicationYear 2010
References Shaw et al. (4349870) 19820900
Douglass et al. (6662285) 20031200
Gerard (2006/0047992) 20060300
Furtek et al. (7225301) 20070500
Xilinx, Inc., "Gigabit System Reference Design", XAPP536, Jun. 3, 2004, pp. 1-51, v1.1, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 11/706,556, filed Feb. 14, 2007 Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
Lattimore et al. (5870349) 19990200
Georg et al. (4511964) 19850400
Truchard et al. (6983393) 20060100
Matsuzaki et al. (7120761) 20061000
Pani et al. (6329839) 20011200
Chen et al. (5761478) 19980600
Brock et al. (6601149) 20030700
Nelson et al. (5889987) 19990300
U.S. Appl. No. 11/707,175, filed Feb. 14, 2007 Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
Van der Wal (6567564) 20030500
Muret et al. (6792458) 20040900
Xilinx, Inc., "High Performance Multi-Port Memory Controller", XAPP535, Dec. 10, 2004, pp. 1-190, v1.1, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Hatley (6871312) 20050300
Gach et al. (4912632) 19900300
U.S. Appl. No. 11/707,108, filed Feb. 14, 2007 Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
Gerard (7287196) 20071000
Suzuki et al. (6754786) 20040600
U.S. Appl. No. 11/706,610, filed Feb. 14, 2007 Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
Dao et al. (7076595) 20060700
Leijten (7308540) 20071200
Xilinx, Inc., "Multi Port Memory Controller-MPMC2", Oct. 20, 2006, 2 pages, v.1.7, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Brelet (6353332) 20020300
Baxter et al. (7260688) 20070800
Agrawal et al. (5768500) 19980600
Shrader et al. (2005/0060456) 20050300
Jenkins, IV (7308564) 20071200
Lilley (7454546) 20081100
Marisetty (5666521) 19970900
Peck et al. (2003/0036875) 20030200
Jones (5804986) 19980900
Gross et al. (7020802) 20060300
Matsuno et al. (5651112) 19970700
Baxter, Glenn A. et al., Method and Apparatus for Controlling Access to Memory Circuitry, U.S. Appl. No. 10/84,967, filed Apr. 15, 2004, pp. 1-76, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Borrelli, Christopher, J. et al., "Method and Apparatus for Communicating Data Between a Network Transceiver and Memory Circuitry", U.S. Appl. No. 10/824,715, filed Apr. 15, 2004, pp. 1-75, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Silvkoff et al. (6601130) 20030700
Baxter, Glenn A. et al., "Method and Apparatus for Controlling Direct Access to Memory Circuitry", U.S. Appl. No. 10/824,713, filed Apr. 15, 2004, pp. 1-75, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Carr et al. (6333935) 20011200
Fernandez et al. (7072800) 20060700
Cirne (2004/0075690) 20040400
Lilley, Jennifer R. et al., "Architecture for Dynamically Reprogrammable Arbitration Using Memory", U.S. Appl. No. 11/341,033, filed Jan. 27, 2006, pp. 1-23, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Pang et al. (6373779) 20020400
References_xml – year: 20070800
  ident: 7260688
  contributor:
    fullname: Baxter et al.
– year: 20030700
  ident: 6601130
  contributor:
    fullname: Silvkoff et al.
– year: 19980600
  ident: 5761478
  contributor:
    fullname: Chen et al.
– year: 19980900
  ident: 5804986
  contributor:
    fullname: Jones
– year: 19970700
  ident: 5651112
  contributor:
    fullname: Matsuno et al.
– year: 20011200
  ident: 6333935
  contributor:
    fullname: Carr et al.
– year: 20060700
  ident: 7072800
  contributor:
    fullname: Fernandez et al.
– year: 20071000
  ident: 7287196
  contributor:
    fullname: Gerard
– year: 20071200
  ident: 7308540
  contributor:
    fullname: Leijten
– year: 20060300
  ident: 7020802
  contributor:
    fullname: Gross et al.
– year: 20020300
  ident: 6353332
  contributor:
    fullname: Brelet
– year: 19990200
  ident: 5870349
  contributor:
    fullname: Lattimore et al.
– year: 19820900
  ident: 4349870
  contributor:
    fullname: Shaw et al.
– year: 20040600
  ident: 6754786
  contributor:
    fullname: Suzuki et al.
– year: 20061000
  ident: 7120761
  contributor:
    fullname: Matsuzaki et al.
– year: 20031200
  ident: 6662285
  contributor:
    fullname: Douglass et al.
– year: 19970900
  ident: 5666521
  contributor:
    fullname: Marisetty
– year: 19990300
  ident: 5889987
  contributor:
    fullname: Nelson et al.
– year: 19980600
  ident: 5768500
  contributor:
    fullname: Agrawal et al.
– year: 20060700
  ident: 7076595
  contributor:
    fullname: Dao et al.
– year: 20060300
  ident: 2006/0047992
  contributor:
    fullname: Gerard
– year: 20050300
  ident: 6871312
  contributor:
    fullname: Hatley
– year: 20020400
  ident: 6373779
  contributor:
    fullname: Pang et al.
– year: 20030200
  ident: 2003/0036875
  contributor:
    fullname: Peck et al.
– year: 20011200
  ident: 6329839
  contributor:
    fullname: Pani et al.
– year: 20030500
  ident: 6567564
  contributor:
    fullname: Van der Wal
– year: 20060100
  ident: 6983393
  contributor:
    fullname: Truchard et al.
– year: 20070500
  ident: 7225301
  contributor:
    fullname: Furtek et al.
– year: 20040400
  ident: 2004/0075690
  contributor:
    fullname: Cirne
– year: 20050300
  ident: 2005/0060456
  contributor:
    fullname: Shrader et al.
– year: 19850400
  ident: 4511964
  contributor:
    fullname: Georg et al.
– year: 20071200
  ident: 7308564
  contributor:
    fullname: Jenkins, IV
– year: 20040900
  ident: 6792458
  contributor:
    fullname: Muret et al.
– year: 19900300
  ident: 4912632
  contributor:
    fullname: Gach et al.
– year: 20081100
  ident: 7454546
  contributor:
    fullname: Lilley
– year: 20030700
  ident: 6601149
  contributor:
    fullname: Brock et al.
Score 2.7765038
Snippet Performance monitors (PMs) are provided in a system to identify the execution time for data being transferred within the system and determine operation...
SourceID uspatents
SourceType Open Access Repository
Title Performance monitors (PMs) for measuring performance in a system and providing a record of transactions performed
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7720636
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8QwEB52F0E9KSquL-bgQQ_VdtNtm7NsKcJKDwp7W9omFcGmteni33eSuo-LXvMY8mAyk-SbbwBui0nockGaxgNpSLWZ50Qidy2YijNe5MxSbMxfguTNf15MFwNINrEwFamR09BY9MNKN11twZV0vPcb7_Tkz4YjUBn2gW_1WWciFeUjeYlkbYMhDCPXQLtmcXII-ySCXDbV6R2jER_BXmpLj2Eg1Ql8pVuMPlZWlVqNd-lc3yOVY2Vf68iSYLPT8ENhhj3dMtKlH_vIOdMqw_6BBesSu23Wb73uLsUpYDx7fUqczfiW763BvSzd33mwMxjR_V-eAzKTNSoMRcQE99mkzDLph74oPOkVYenxMYz_FHPxT90lHKy_wr3oCkZdu5LXZGG7_MYu3w_Pr4hf
link.rule.ids 230,309,786,808,891,64396
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4QwEJ6sq_Fx0qhxfc7Bgx5Q2CLQsy7Bx244aLI3ArQYEylI2fj3bYv7uOi1r0wf06-dTr8BuMyHvk2Z0jTqcU2qTRwrYJltnKkooXlGDMXGeOJFb-7T9G7ag2jxF6ZUamTVShZ5M5N1WxnnSrW9dxNvdeTPmiNQaPaBb_FZpSxmxa06JSq09dZgXWOsXuujMNqBLdWIOrSJVq7ARrgLG7FJ3YMeF_vwFS-99LE0ytRIvIrH8hpVOpbGXqewBOuVgh8CU-wIl1Fd-7H7O6dLpdiZWLAqsF3G_Zbz6pwdAIaj1_vIWsiXvDfa8yWxf3tCDqEvKsGPAImOG-X7LCCMumRYpCl3fZflDndyv3DoAAZ_NnP8T94FbMYPYfLyOHk-ge35u7gTnEK_bWb8TMFtm52bkfwBo2GLWw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Performance+monitors+%28PMs%29+for+measuring+performance+in+a+system+and+providing+a+record+of+transactions+performed&rft.inventor=Baxter%2C+Glenn+A&rft.inventor=Lilley%2C+Jennifer+R&rft.number=7720636&rft.date=2010-05-18&rft.externalDBID=n%2Fa&rft.externalDocID=07720636