Implementing a user design in a programmable logic device with single event upset mitigation

Various approaches for generating an implementation of an electronic circuit design are disclosed. In one approach, a software portion of the design is compiled into software that is executable by a hard processor disposed on a single semiconductor chip with resources of an programmable logic device...

Full description

Saved in:
Bibliographic Details
Main Authors Miller, Gregory J, Carmichael, Carl H, Tseng, Chen Wei
Format Patent
LanguageEnglish
Published 19.01.2010
Online AccessGet full text

Cover

Abstract Various approaches for generating an implementation of an electronic circuit design are disclosed. In one approach, a software portion of the design is compiled into software that is executable by a hard processor disposed on a single semiconductor chip with resources of an programmable logic device (PLD). A first synthesized version of a hardware portion of the design is generated for the PLD. A synthesized memory scrubber having an empty block for an address counter is generated, as well as a triple modular redundant (TMR) address counter. The memory in the first synthesized version of the hardware portion of the design is replaced with the memory scrubber, and a complete set of netlists is generated, including a TMR hardware portion of the design and a single instance of the synthesized memory scrubber. A configuration bitstream is generated from the complete set of netlists and stored for later use.
AbstractList Various approaches for generating an implementation of an electronic circuit design are disclosed. In one approach, a software portion of the design is compiled into software that is executable by a hard processor disposed on a single semiconductor chip with resources of an programmable logic device (PLD). A first synthesized version of a hardware portion of the design is generated for the PLD. A synthesized memory scrubber having an empty block for an address counter is generated, as well as a triple modular redundant (TMR) address counter. The memory in the first synthesized version of the hardware portion of the design is replaced with the memory scrubber, and a complete set of netlists is generated, including a TMR hardware portion of the design and a single instance of the synthesized memory scrubber. A configuration bitstream is generated from the complete set of netlists and stored for later use.
Author Carmichael, Carl H
Miller, Gregory J
Tseng, Chen Wei
Author_xml – sequence: 1
  givenname: Gregory J
  surname: Miller
  fullname: Miller, Gregory J
– sequence: 2
  givenname: Carl H
  surname: Carmichael
  fullname: Carmichael, Carl H
– sequence: 3
  givenname: Chen Wei
  surname: Tseng
  fullname: Tseng, Chen Wei
BookMark eNqNjEsKAjEQRLPQhb879AWEAYm6F0X3LgWJY5tpSDohnYzXtwUP4KqgXr2amwknxpm5XWIOGJErsQcHTbDAE4U8A7EWuSRfXIzuERBC8tQrHqlHeFMdQFRTgKM-QMuCFSJV8q5S4qWZvlwQXP1yYeB0vB7O6ybZVTXkrt_f6HZb29m93fwx-QCfPT6P
ContentType Patent
CorporateAuthor XILINX, Inc
CorporateAuthor_xml – name: XILINX, Inc
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 07650585
GroupedDBID EFH
ID FETCH-uspatents_grants_076505853
IEDL.DBID EFH
IngestDate Sun Mar 05 22:33:32 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_076505853
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7650585
ParticipantIDs uspatents_grants_07650585
PatentNumber 7650585
PublicationCentury 2000
PublicationDate 20100119
PublicationDateYYYYMMDD 2010-01-19
PublicationDate_xml – month: 01
  year: 2010
  text: 20100119
  day: 19
PublicationDecade 2010
PublicationYear 2010
References Braun et al. (7313773) 20071200
Goodnow et al. (7134104) 20061100
Samudrala et al. (2004/0230935) 20041100
(01259424) 19891000
Miller, Gregory, et al., entitled "Robust FPGA/Embedded Processor Design: Design Flow for SEU Mitigation", Sep. 28, 2006, 1-7 pages, MAPLA 2006 paper 178.
Miller, G., et al., XAPP1004 (v1.2 ) Mar. 14, 2008, Single-Event Upset Mitigation Design Flow for Xilinx FPGA PowerPC Systems, pp. 1-9, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
XAPP779 (v1.1) Feb. 19, 2007, Bridgford, Brendan, et al., entitled "Correcting Single-Event Upsets in Virtex-II Platform FPGA Configuration Memory", 1-19 pages, Xilinx, Inc., 2100 Logic Drive, San Jose, CA.
Agrawal et al. (6567969) 20030500
XAPP962 (v1.0) Feb. 1, 2007, Miller, Greg et al, entitled Single-Event Upset Mitigation for Xilinx FPGA Block Memories, 1-19 pages, Xilinx, Inc., 2100 Logic Drive, San Jose, CA.
Goodnow et al. (2005/0125749) 20050600
XAPP197 (v1.0.1) Jul. 6, 2006, Carmichael, Carl, entitled Triple Module Redundancy Design Techniques for Virtex FPGAs, 1-37 pages, Xilinx, Inc., 2100 Logic Drive, San Jose, CA.
Tomoda (6463576) 20021000
Carmichael, C. et al., XAPP989 (v1.2 ), Apr. 2, 2008, "Correcting Single-Event Upsets with a Self-Hosting Configuration Management Core", pp. 1-9, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
References_xml – year: 20030500
  ident: 6567969
  contributor:
    fullname: Agrawal et al.
– year: 20061100
  ident: 7134104
  contributor:
    fullname: Goodnow et al.
– year: 20041100
  ident: 2004/0230935
  contributor:
    fullname: Samudrala et al.
– year: 20050600
  ident: 2005/0125749
  contributor:
    fullname: Goodnow et al.
– year: 20071200
  ident: 7313773
  contributor:
    fullname: Braun et al.
– year: 20021000
  ident: 6463576
  contributor:
    fullname: Tomoda
– year: 19891000
  ident: 01259424
Score 2.756141
Snippet Various approaches for generating an implementation of an electronic circuit design are disclosed. In one approach, a software portion of the design is...
SourceID uspatents
SourceType Open Access Repository
Title Implementing a user design in a programmable logic device with single event upset mitigation
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7650585
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfVzfS8MwED62IahPiorTKffgazRtbbs-y0oRlD0o7EGQJk1kYNNiU_z3d0nH8GU-BXJwHBcu9yNfPoA7QW1EWirBVMIjRhk_ZNlcB0xSra_owFPuIf8vr0nx_vi8ilcjKHZ_YWoKI9aSLd1937W28eBKut6Hg2cD-bPjCDSOfeDXfDdltaz0Q0qlBpW-YxjPuYP2LfLiGA5JBZVsxnZ_kkZ-AgdLv3sKI2XO4MMT8Xp0jvnCEt14ACsPoMC1oY0tVKp2n5nQX0kkdoGMbliKrqkngWdcwr7tlMV6PTBkNOYcMF-8PRVsZ8on6XIL35ocXcCEWn11CRjzRIeZLIWkLklIISLyYBhLWalKC66nMN2r5uof2TUcDa_eAQuyGUzsT69uKJlaces9tQFpgYHK
link.rule.ids 230,309,783,805,888,64375
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfVxLS8NAEB5qFR8nRcXW1xy8ruZhkuasDfFVclDoQSjZR6RgNsEk-Ped3ZTiRU8LOzAMs8zOY7_9AK44tRFRrjhToeMzyvgeiyeFywTV-ooOPHIs5P9lFqZvt4_zYD6AdP0XpqQwYjXZ0lx3Td1WFlxJ13t_8KwnfzYcgdqwD3zrzyqXmSxuIio1qPTdgE3zFGXAfdMk3YMdUkJFm26bX2kj2YetzO4ewEDpQ3i3VLwWn6M_MEczIEBpIRS41LSxAkuV5jsT2kuJxCaU0YxL0bT1JLCcS9jVjWqxXPYcGZU-Akymr3cpW5uyIF1mcVZG-8cwpGZfnQAGTlh4sci5oD6JC8598qEXCCGVLLhTjGD0p5rxP7JL2M7uk8Xzw-zpFHb7J3CXufEZDNuvTp1TZm35hXXaD-w2hMY
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Implementing+a+user+design+in+a+programmable+logic+device+with+single+event+upset+mitigation&rft.inventor=Miller%2C+Gregory+J&rft.inventor=Carmichael%2C+Carl+H&rft.inventor=Tseng%2C+Chen+Wei&rft.number=7650585&rft.date=2010-01-19&rft.externalDBID=n%2Fa&rft.externalDocID=07650585