Method and apparatus for configuring an integrated circuit
A configuration management system is disclosed. For example, an embodiment of the present invention provides a configuration management system comprising a configuration storage device containing configuration data, and an integrated circuit, coupled to the configuration storage device, where the in...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
01.12.2009
|
Online Access | Get full text |
Cover
Loading…
Abstract | A configuration management system is disclosed. For example, an embodiment of the present invention provides a configuration management system comprising a configuration storage device containing configuration data, and an integrated circuit, coupled to the configuration storage device, where the integrated circuit comprising at least one configuration management controller for managing a configuration of the integrated circuit in accordance with the configuration data, where the integrated circuit is deployed in a radiation tolerant device. |
---|---|
AbstractList | A configuration management system is disclosed. For example, an embodiment of the present invention provides a configuration management system comprising a configuration storage device containing configuration data, and an integrated circuit, coupled to the configuration storage device, where the integrated circuit comprising at least one configuration management controller for managing a configuration of the integrated circuit in accordance with the configuration data, where the integrated circuit is deployed in a radiation tolerant device. |
Author | Carmichael, Carl H Miller, Gregory J Tseng, Chen Wei |
Author_xml | – sequence: 1 givenname: Chen Wei surname: Tseng fullname: Tseng, Chen Wei – sequence: 2 givenname: Carl H surname: Carmichael fullname: Carmichael, Carl H – sequence: 3 givenname: Gregory J surname: Miller fullname: Miller, Gregory J |
BookMark | eNrjYmDJy89L5WSw8k0tychPUUjMA-KCgsSixJLSYoW0_CKF5Py8tMz00qLMvHSgrEJmXklqOlA2NUUhObMouTSzhIeBNS0xpziVF0pzMyi4uYY4e-iWFhcA1eWVFMcDNYAoA3MzIzMTQ1NjIpQAAFcjMds |
ContentType | Patent |
CorporateAuthor | XILINX, Inc |
CorporateAuthor_xml | – name: XILINX, Inc |
DBID | EFH |
DatabaseName | USPTO Issued Patents |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EFH name: USPTO Issued Patents url: http://www.uspto.gov/patft/index.html sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
ExternalDocumentID | 07626415 |
GroupedDBID | EFH |
ID | FETCH-uspatents_grants_076264153 |
IEDL.DBID | EFH |
IngestDate | Sun Mar 05 22:31:50 EST 2023 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-uspatents_grants_076264153 |
OpenAccessLink | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7626415 |
ParticipantIDs | uspatents_grants_07626415 |
PatentNumber | 7626415 |
PublicationCentury | 2000 |
PublicationDate | 20091201 |
PublicationDateYYYYMMDD | 2009-12-01 |
PublicationDate_xml | – month: 12 year: 2009 text: 20091201 day: 01 |
PublicationDecade | 2000 |
PublicationYear | 2009 |
References | XAPP779 (v1.1) Feb. 19, 2007, Bridgford, Brendan, et al., entitled "Correcting Single-Event Upsets in Virtex-II Platform FPGA Configuration Memory", 1-19 pages, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. Plants (7075328) 20060700 XAPP989 (v1.2 ), Apr. 2, 2008, Carmichael, C. et al. "Correcting Single-Event Upsets with a Self-Hosting Configuration Management Core", pp. 1-9, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124. XAPP988 (v1.0) Mar. 13, 2008, Carmichael, Carl, et al., entitled "Correcting Single-Event Upsets in Virtex-4 Platform FPGA Configuration Memory", 1-21 pages, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. U.S. Appl. No. 12/038,763, filed Feb. 27, 2008, Tseng, C.W., et al., "Method and Apparatus for Configuring An Integrated Circuit", Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124. Ramos et al. (7320064) 20080100 XAPP1004 (v1.2 ) Mar. 14, 2008, Miller, G., et al., Single-Event Upset Mitigation Design Flow for Xilinx FPGA PowerPC Systems, pp. 1-9, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124. Couts-Martin et al. (6614259) 20030900 |
References_xml | – year: 20030900 ident: 6614259 contributor: fullname: Couts-Martin et al. – year: 20060700 ident: 7075328 contributor: fullname: Plants – year: 20080100 ident: 7320064 contributor: fullname: Ramos et al. |
Score | 2.751567 |
Snippet | A configuration management system is disclosed. For example, an embodiment of the present invention provides a configuration management system comprising a... |
SourceID | uspatents |
SourceType | Open Access Repository |
Title | Method and apparatus for configuring an integrated circuit |
URI | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7626415 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8QwDA_nIeg9KSqeX_TB12q7td28V7kxBOUeFO5Nun7IQHfjtuG_b9Ydwxd9KjQlDSlpEkh-AbiVGFKzpFA0cjKlgmtG0wejaCF17JlWgg_VFi8qfxNPa7meQD72wnyhGdEaZWnuuqZuN6G4Er_34eHpAP7cYwRWPfrAd_W50XZl_T0atQrd5nsp60v7llk-gwNkgSFb1Ta_nEZ2BPursHsME1edwOI5DGsmmLoTXQfI7a4hGDMSTEl9-RH6BZFKRgQHS0y5NV3ZngLJlq-POR0vescD_cJ2AsVnMMVE3p0D8VFiueORlbEVnLlCmjjRXhklRaHSZA7zP9lc_EO7hMNoN9WA8SuYttvOXaOrbIuboIcfpqB0LQ |
link.rule.ids | 230,309,783,805,888,64375 |
linkProvider | USPTO |
linkToPdf | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8QwEB6WVXycFBXXZw5eo0nbpNWrbqmvpQeFvS1Jk0pBu2Xb4t93mi7Fi54CmTAZEiYzQ2a-AbgS6FKzUEvqWRHRgCtGo9tMUi2UnzMlA95nW8xk8h48zcV8BMlQC_OFakQrlKW-buuqWbrkSnze-4unPfhzhxFYdugD3-XnUpnU5Deo1NJVm290X1Fdct80TnZhG5mg01Y29S-zEe_BZupm92FkywO4e3XtmgkG70RVDnS7rQl6jQSD0rz4cBWDSCUDhoMhWbHK2qI5BBJP3-4TOmy0wAXdwNYi-UcwxlDeHgPJvdBwyz0jfBNwZrXI_FDlMpMi0DIKJzD5k83JP7RL2Eof4sXL4-z5FHa8dYsDxs9g3Kxae452s9EX7kh-AITTdyk |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+and+apparatus+for+configuring+an+integrated+circuit&rft.inventor=Tseng%2C+Chen+Wei&rft.inventor=Carmichael%2C+Carl+H&rft.inventor=Miller%2C+Gregory+J&rft.number=7626415&rft.date=2009-12-01&rft.externalDBID=n%2Fa&rft.externalDocID=07626415 |