Automated system for designing and developing field programmable gate arrays
An automated system and method for programming field programmable gate arrays (FPGAS) is disclosed for implementing user-defined algorithms specified in a high level language. The system is particularly suited for use with image processing algorithms and can speed up the process of implementing and...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
08.09.2009
|
Online Access | Get full text |
Cover
Loading…
Abstract | An automated system and method for programming field programmable gate arrays (FPGAS) is disclosed for implementing user-defined algorithms specified in a high level language. The system is particularly suited for use with image processing algorithms and can speed up the process of implementing and testing a fully written high-level user-defined algorithm to a matter of a few minutes, rather than the days, weeks or even months presently required using conventional software tools. The automated system includes an analyzer module and a mapper module. The analyzer determines what logic components are required and their interrelationships, and observes the relative timing between the required components and their partial products. The mapper module utilizes the output from the analyzer module and determines where the required logic components must be placed on a given target FPGA in order to reliably route, without interference, the required interconnections between various components and I/O. |
---|---|
AbstractList | An automated system and method for programming field programmable gate arrays (FPGAS) is disclosed for implementing user-defined algorithms specified in a high level language. The system is particularly suited for use with image processing algorithms and can speed up the process of implementing and testing a fully written high-level user-defined algorithm to a matter of a few minutes, rather than the days, weeks or even months presently required using conventional software tools. The automated system includes an analyzer module and a mapper module. The analyzer determines what logic components are required and their interrelationships, and observes the relative timing between the required components and their partial products. The mapper module utilizes the output from the analyzer module and determines where the required logic components must be placed on a given target FPGA in order to reliably route, without interference, the required interconnections between various components and I/O. |
Author | McCubbrey, David L |
Author_xml | – sequence: 1 givenname: David L surname: McCubbrey fullname: McCubbrey, David L |
BookMark | eNqNizsKAjEQQFNo4e8OcwFBEF23FFEsLO1lJJMQSCZhJivs7c2CB7B6PHhvaWacmRbmcR5qTljJgo5aKYHLApY0eA7sAdk2-1DMZVIXKFookr1gSviOBL7NgCI46trMHUalzY8rA7fr83LfDlpaxVVf7Zuw6w6n7tj3-z-SL7UZOP0 |
ContentType | Patent |
CorporateAuthor | Pixel Velocity, Inc |
CorporateAuthor_xml | – name: Pixel Velocity, Inc |
DBID | EFH |
DatabaseName | USPTO Issued Patents |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EFH name: USPTO Issued Patents url: http://www.uspto.gov/patft/index.html sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
ExternalDocumentID | 07587699 |
GroupedDBID | EFH |
ID | FETCH-uspatents_grants_075876993 |
IEDL.DBID | EFH |
IngestDate | Sun Mar 05 22:46:46 EST 2023 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-uspatents_grants_075876993 |
OpenAccessLink | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7587699 |
ParticipantIDs | uspatents_grants_07587699 |
PatentNumber | 7587699 |
PublicationCentury | 2000 |
PublicationDate | 20090908 |
PublicationDateYYYYMMDD | 2009-09-08 |
PublicationDate_xml | – month: 09 year: 2009 text: 20090908 day: 08 |
PublicationDecade | 2000 |
PublicationYear | 2009 |
References | Pose et al. (5841439) 19981100 Noyes et al. (2003/0086300) 20030500 Hwang et al. (6457164) 20020900 Baxter (6526563) 20030200 Guccione (6557156) 20030400 Gemelli et al. (2005/0165995) 20050700 Burnham et al. (6301695) 20011000 Carruthers et al. (6370677) 20020400 McGettigan et al. (6086629) 20000700 |
References_xml | – year: 20000700 ident: 6086629 contributor: fullname: McGettigan et al. – year: 20020900 ident: 6457164 contributor: fullname: Hwang et al. – year: 20030200 ident: 6526563 contributor: fullname: Baxter – year: 19981100 ident: 5841439 contributor: fullname: Pose et al. – year: 20011000 ident: 6301695 contributor: fullname: Burnham et al. – year: 20030500 ident: 2003/0086300 contributor: fullname: Noyes et al. – year: 20050700 ident: 2005/0165995 contributor: fullname: Gemelli et al. – year: 20020400 ident: 6370677 contributor: fullname: Carruthers et al. – year: 20030400 ident: 6557156 contributor: fullname: Guccione |
Score | 2.7463942 |
Snippet | An automated system and method for programming field programmable gate arrays (FPGAS) is disclosed for implementing user-defined algorithms specified in a high... |
SourceID | uspatents |
SourceType | Open Access Repository |
Title | Automated system for designing and developing field programmable gate arrays |
URI | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7587699 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfVzfS8MwED62IahPiorzF_fgazTYtE0fZawUUdmDwt4kadIn1442RfzvvaRj-jIhEEjC5UhI7rvkuwO4FTKR1CVZFQnFCIHHTD_wjGlV8lSXidHG_-i-vCbFu3haxssRFNtYmBUdI7YmXbq7vlu7JpAr6XofNp4NyZ99jsDaZx_4qj8bZRamuifcmyZZNoax5J7aN8-LQ9gnEQTZatf9MRr5EewtQusxjGx9As-PvWsIH1qDQ_pkJLyIJjAoyH4gufT4G8KEgVqGG_rUygc4oX_xQtW26rs7Bcznb7OCbaf-oHG-4hsVozOYkGtvzwGFioxRqY6piNRmKtE2royQcckt2fopTHeKufin7xIOhl8PKvIKJq7t7TUZT6dvwsr8AJBFfRg |
link.rule.ids | 230,309,783,805,888,64367 |
linkProvider | USPTO |
linkToPdf | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfVxLS8QwEB7WVXycFJVdn3PwGi02TdujqKXquvSgsLcladKT2y59IP57J-myelEIBDJhEhKS75tkZgCueCQiEkWs8LlkxMADpm69mCmZe6HKhVba_ui-TkX6zp9nwWwA6ToWZkHHiC1pLs111yzbyjlX0vXebzzrkz_bHIGlzT7wWX5UUme6uCHeG4o43oBNwljhTLIk3YMdUkKkrWybX7CR7MNW5loPYGDKQ5jcdW1FDNFo7BMoIzFG1M6HghAEyajHnyAmdM5luHKgWtgQJ7RvXijrWn41R4DJ49t9ytZDz6mfrbzVJP1jGJJxb0aAXPpay1AFVHhoYimUCQrNoyD3DKH9GMZ_qjn5R3YJ29lDMp88TV9OYbf_AqESncGwrTtzTkjaqgu3SN_baYAV |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Automated+system+for+designing+and+developing+field+programmable+gate+arrays&rft.inventor=McCubbrey%2C+David+L&rft.number=7587699&rft.date=2009-09-08&rft.externalDBID=n%2Fa&rft.externalDocID=07587699 |