Memory controller and method for writing to a memory
The invention provides a controller for a memory having at least one memory cell, that involves a higher cost for writing than for reading. The memory cell is allocated to a first address information and adapted to store memory data. The memory controller of the invention comprises a register. A wri...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
28.07.2009
|
Online Access | Get full text |
Cover
Loading…
Abstract | The invention provides a controller for a memory having at least one memory cell, that involves a higher cost for writing than for reading. The memory cell is allocated to a first address information and adapted to store memory data. The memory controller of the invention comprises a register. A write controller connected with said register and said memory is adapted to receive a write request comprising said first address information and first write data allocated thereto, ascertain whether said first address information is stored in said register. If yes, the write controller compares said first write data with second write data of an earlier write request in said register allocated to said first address information. If no, it compares said first write data with said memory data allocated to the first address information. The write controller further forwards said first address information and said first write data to said register, respectively, and initiates a write operation of said first or second write data, respectively, from said register to said memory, if the first or second write data, respectively, is different from said memory data. With the memory controller of the invention write power can be saved while providing continuous access to the memory. |
---|---|
AbstractList | The invention provides a controller for a memory having at least one memory cell, that involves a higher cost for writing than for reading. The memory cell is allocated to a first address information and adapted to store memory data. The memory controller of the invention comprises a register. A write controller connected with said register and said memory is adapted to receive a write request comprising said first address information and first write data allocated thereto, ascertain whether said first address information is stored in said register. If yes, the write controller compares said first write data with second write data of an earlier write request in said register allocated to said first address information. If no, it compares said first write data with said memory data allocated to the first address information. The write controller further forwards said first address information and said first write data to said register, respectively, and initiates a write operation of said first or second write data, respectively, from said register to said memory, if the first or second write data, respectively, is different from said memory data. With the memory controller of the invention write power can be saved while providing continuous access to the memory. |
Author | Hoogerbrugge, Jan |
Author_xml | – sequence: 1 givenname: Jan surname: Hoogerbrugge fullname: Hoogerbrugge, Jan |
BookMark | eNrjYmDJy89L5WQw8U3NzS-qVEjOzyspys_JSS1SSMxLUchNLcnIT1FIyy9SKC_KLMnMS1coyVdIBIqDVPMwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxJLUvJLi-PSiRBBlYG5qZmFgYWRMhBIA_jovaA |
ContentType | Patent |
DBID | EFH |
DatabaseName | USPTO Issued Patents |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EFH name: USPTO Issued Patents url: http://www.uspto.gov/patft/index.html sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
ExternalDocumentID | 07568082 |
GroupedDBID | EFH |
ID | FETCH-uspatents_grants_075680823 |
IEDL.DBID | EFH |
IngestDate | Sun Mar 05 22:47:43 EST 2023 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-uspatents_grants_075680823 |
OpenAccessLink | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7568082 |
ParticipantIDs | uspatents_grants_07568082 |
PatentNumber | 7568082 |
PublicationCentury | 2000 |
PublicationDate | 20090728 |
PublicationDateYYYYMMDD | 2009-07-28 |
PublicationDate_xml | – month: 07 year: 2009 text: 20090728 day: 28 |
PublicationDecade | 2000 |
PublicationYear | 2009 |
References | Magro (6151658) 20001100 Sunaga et al. (6785154) 20040800 Abato et al. (5627993) 19970500 Magro (6678838) 20040100 Fujimoto (5982675) 19991100 Chevallier et al. (6052303) 20000400 Rosich (5517660) 19960500 Reams (6438660) 20020800 Norman (6438665) 20020800 |
References_xml | – year: 19970500 ident: 5627993 contributor: fullname: Abato et al. – year: 20020800 ident: 6438660 contributor: fullname: Reams – year: 20040800 ident: 6785154 contributor: fullname: Sunaga et al. – year: 20020800 ident: 6438665 contributor: fullname: Norman – year: 20040100 ident: 6678838 contributor: fullname: Magro – year: 20000400 ident: 6052303 contributor: fullname: Chevallier et al. – year: 20001100 ident: 6151658 contributor: fullname: Magro – year: 19991100 ident: 5982675 contributor: fullname: Fujimoto – year: 19960500 ident: 5517660 contributor: fullname: Rosich |
Score | 2.7477775 |
Snippet | The invention provides a controller for a memory having at least one memory cell, that involves a higher cost for writing than for reading. The memory cell is... |
SourceID | uspatents |
SourceType | Open Access Repository |
Title | Memory controller and method for writing to a memory |
URI | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7568082 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LSwMxEB5qEdSTomJ9kYPXaLtJdrNncVmESg8KvZW8tpeaLbsppf_eyW4pXvQUmITJkDAv8mUG4MlOpNS5tlTzSlM-cZIqiYqntBYYwQqnO1Tl9CMtv_j7XMwHUB7-wnyjGtE1ytI-b9p1qDtwJZr3_uJpX_w51gj0sfrA1q9qZWe2eslEbCKBxvgIhxgWFeUZnCALDNl8aH85jeIcjmcd9QIGzl8Cn0ZQ647sweEr1xDM4knfwplg7Ei2scCQX5JQE4X0uPoKSPH2-VrSwxaLZROhK4vxXhR2DUNM4d0NkESnjBnHx8owrnOZWyNYZdNUmMwm3Ixg9Ceb23_m7uC0f93IaCLvYRiajXtAJxn0Y3cCP0p1cy4 |
link.rule.ids | 230,309,786,808,891,64394 |
linkProvider | USPTO |
linkToPdf | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV07T8MwED5VBfGYQIAoTw-shjaxE2eGRuHRKgNI3SI7drqUpEpcVf33nJOqYoH1bJ1Ptu4lf_4M8KBHQqhIaapYoSgbGUGlQMeTSnGsYLlRLapyMg2SL_Y247MeJLu3MN_oRnSJtjSPq2ZpqxZcieG9O3jakT87jsDSsQ-sy0UldaqLp5C7TyQwGO-5HOtY9MdxcgyHqASLttI2v9JGfAL7aSs9hZ4pz4BNHKx1Q7bw8IWpCfbxpPvEmWD1SNaOYqicE1sRiXI3-xxIPP58TuhuiWxeO_BKNtwa419AH5t4cwnEU4Hv54YNZe4zFYlI59wvdBDwPNQeywcw-FPN1T9j93CQvsTZx-v0_RqOuquOkHriBvq2XplbzJhW3bWb8QMawHYo |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Memory+controller+and+method+for+writing+to+a+memory&rft.inventor=Hoogerbrugge%2C+Jan&rft.number=7568082&rft.date=2009-07-28&rft.externalDBID=n%2Fa&rft.externalDocID=07568082 |