Write strategy circuit, write strategy method, and optical disk apparatus

A write strategy circuit and a write strategy method for capturing data are disclosed. A strategy clock generator generates a strategy clock signal based on a channel clock signal. A phase controller produces a capturing channel clock signal by controlling a phase of the channel clock signal in sync...

Full description

Saved in:
Bibliographic Details
Main Author Morioka, Makoto
Format Patent
LanguageEnglish
Published 03.04.2007
Online AccessGet full text

Cover

Loading…
Abstract A write strategy circuit and a write strategy method for capturing data are disclosed. A strategy clock generator generates a strategy clock signal based on a channel clock signal. A phase controller produces a capturing channel clock signal by controlling a phase of the channel clock signal in synchronization with the strategy clock signal. A data capturing circuit captures the data in synchronization with the capturing channel clock signal. A phase determination circuit determines whether a length of the data corresponds to a predetermined value. A strategy correction circuit applies a predetermined strategy correction to the data based on the strategy clock signal. In this case, the phase controller controls the phase of the channel clock signal based on a determination result of the phase determination circuit. An optical disk apparatus using the write strategy circuit or the write strategy method is also disclosed.
AbstractList A write strategy circuit and a write strategy method for capturing data are disclosed. A strategy clock generator generates a strategy clock signal based on a channel clock signal. A phase controller produces a capturing channel clock signal by controlling a phase of the channel clock signal in synchronization with the strategy clock signal. A data capturing circuit captures the data in synchronization with the capturing channel clock signal. A phase determination circuit determines whether a length of the data corresponds to a predetermined value. A strategy correction circuit applies a predetermined strategy correction to the data based on the strategy clock signal. In this case, the phase controller controls the phase of the channel clock signal based on a determination result of the phase determination circuit. An optical disk apparatus using the write strategy circuit or the write strategy method is also disclosed.
Author Morioka, Makoto
Author_xml – sequence: 1
  givenname: Makoto
  surname: Morioka
  fullname: Morioka, Makoto
BookMark eNrjYmDJy89L5WTwDC_KLElVKC4pSixJTa9USM4sSi7NLNFRKEcVz00tychP0VFIzEtRyC8oyUxOzFFIySzOVkgsKEgEqikt5mFgTUvMKU7lhdLcDApuriHOHrqlxQVAM_JKiuPTixJBlIG5kYGBgYWhMRFKANkWN2M
ContentType Patent
CorporateAuthor Ricoh Company, Ltd
CorporateAuthor_xml – name: Ricoh Company, Ltd
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 07200081
GroupedDBID EFH
ID FETCH-uspatents_grants_072000813
IEDL.DBID EFH
IngestDate Sun Mar 05 22:34:41 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_072000813
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7200081
ParticipantIDs uspatents_grants_07200081
PatentNumber 7200081
PublicationCentury 2000
PublicationDate 20070403
PublicationDateYYYYMMDD 2007-04-03
PublicationDate_xml – month: 04
  year: 2007
  text: 20070403
  day: 03
PublicationDecade 2000
PublicationYear 2007
References Takumai et al. (7145850) 20061200
Yoshida et al. (6292448) 20010900
Sugiyama (6735159) 20040500
Gerard et al. (4566092) 19860100
Kato et al. (7106680) 20060900
Hogan (6101158) 20000800
Kuroda et al. (5875163) 19990200
References_xml – year: 19990200
  ident: 5875163
  contributor:
    fullname: Kuroda et al.
– year: 20000800
  ident: 6101158
  contributor:
    fullname: Hogan
– year: 20061200
  ident: 7145850
  contributor:
    fullname: Takumai et al.
– year: 20010900
  ident: 6292448
  contributor:
    fullname: Yoshida et al.
– year: 20060900
  ident: 7106680
  contributor:
    fullname: Kato et al.
– year: 20040500
  ident: 6735159
  contributor:
    fullname: Sugiyama
– year: 19860100
  ident: 4566092
  contributor:
    fullname: Gerard et al.
Score 2.67465
Snippet A write strategy circuit and a write strategy method for capturing data are disclosed. A strategy clock generator generates a strategy clock signal based on a...
SourceID uspatents
SourceType Open Access Repository
Title Write strategy circuit, write strategy method, and optical disk apparatus
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7200081
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NSwMxEB3aIqgnRcX6RQ4eG93ubrPtWbqsgtKDQm8lzYcs6u6yyVL8904SKXrQ6wSSISF584aZF4DrJFJTPYsZFSLjNM34mGJUnVDNJNcYIqiZl8x_fGLFS_qwnCx7UGx7YT7wGtEGfTE3nWls7Ysr8XkPB0-D-LPTCKyc-sCmeq-5XEh9m8Ue3vrQn0autGueF_uwi1NgyFZZ8wM08gPYWXjrIfRUdQT3SIStIibIwX4SUbaiK-2IbH7bw5_OI4IUn9SNTzUTWZo3whuv092ZYyD5_PmuoNt1V6-tq2dZRd_-JScwQF6vToHoVCqB4MCcwgyT8RqZRya5Grt-WR3JIQz_nObsn7Fz2AsJyJRGyQUMbNupS0ROu77y2_IFgN56Iw
link.rule.ids 230,309,786,808,891,64394
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV09T8MwED2VgihMIECUTw-MNaRJSOgMjVI-qgwgdYvc2EZRIYliR1X_PWcHVTDAepbOJ1v2u3fyPQNceY64kyM3oFkWMuqHbEgxq_aoDDiTmCKIkZXMf5kG8Zv_OLuddSBe98J84jGiFcairhtV6dI-rsTrvd142oo_G43AwqgPLIuPkvGEy5vQtfC2AZsGY42K_jiKd6GHTjBpK7T6ARvRHmwl1roPHVEcwASpsBZEtYKwK5LlddbkekCWv-3tr84DgiSflJUtNhOeqwVhlVXqbtQhkGj8eh_T9bzpe21etKTOd4TeEXSR2YtjINLnIkN4CIzGTMDdOXKPkDMxNB2z0uF96P_p5uSfsUvYTh6i9HkyfTqFnbYa6VPHO4OurhtxjjCq5xd2hb4ApfR9HQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Write+strategy+circuit%2C+write+strategy+method%2C+and+optical+disk+apparatus&rft.inventor=Morioka%2C+Makoto&rft.number=7200081&rft.date=2007-04-03&rft.externalDBID=n%2Fa&rft.externalDocID=07200081