Digital clock manager capacitive trim unit
A delay line for a digital clock manager includes a tap delay structure and a trim delay structure. The trim delay structure includes a first buffer coupled to receive a clock signal from the tap delay structure, and in response, provide a delayed clock signal to a set of clock lines. The trim delay...
Saved in:
| Main Authors | , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
02.01.2007
|
| Online Access | Get full text |
Cover
Loading…
| Abstract | A delay line for a digital clock manager includes a tap delay structure and a trim delay structure. The trim delay structure includes a first buffer coupled to receive a clock signal from the tap delay structure, and in response, provide a delayed clock signal to a set of clock lines. The trim delay structure also includes a capacitive trim unit having a plurality of capacitive trim elements tapped off the set of clock lines. The capacitive trim elements are selectively enabled or disabled, thereby introducing additional delay to the delayed clock signal on the set of clock lines. Each capacitive trim element can include a transmission gate structure, which is turned on to introduce significant junction capacitance to the set of clock lines. The trim delay structure can also include a second buffer adapted to buffer the delayed clock signal on the set of clock lines. |
|---|---|
| AbstractList | A delay line for a digital clock manager includes a tap delay structure and a trim delay structure. The trim delay structure includes a first buffer coupled to receive a clock signal from the tap delay structure, and in response, provide a delayed clock signal to a set of clock lines. The trim delay structure also includes a capacitive trim unit having a plurality of capacitive trim elements tapped off the set of clock lines. The capacitive trim elements are selectively enabled or disabled, thereby introducing additional delay to the delayed clock signal on the set of clock lines. Each capacitive trim element can include a transmission gate structure, which is turned on to introduce significant junction capacitance to the set of clock lines. The trim delay structure can also include a second buffer adapted to buffer the delayed clock signal on the set of clock lines. |
| Author | Morrison, Shawn K Pang, Raymond C |
| Author_xml | – sequence: 1 givenname: Shawn K surname: Morrison fullname: Morrison, Shawn K – sequence: 2 givenname: Raymond C surname: Pang fullname: Pang, Raymond C |
| BookMark | eNrjYmDJy89L5WTQcslMzyxJzFFIzslPzlbITcxLTE8tUkhOLEhMzizJLEtVKCnKzFUozcss4WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3NDU3NLU0JgIJQDnXSud |
| ContentType | Patent |
| CorporateAuthor | Xilinx, Inc |
| CorporateAuthor_xml | – name: Xilinx, Inc |
| DBID | EFH |
| DatabaseName | USPTO Issued Patents |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EFH name: USPTO Issued Patents url: http://www.uspto.gov/patft/index.html sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| ExternalDocumentID | 07157951 |
| GroupedDBID | EFH |
| ID | FETCH-uspatents_grants_071579513 |
| IEDL.DBID | EFH |
| IngestDate | Sun Mar 05 22:31:38 EST 2023 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-uspatents_grants_071579513 |
| OpenAccessLink | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7157951 |
| ParticipantIDs | uspatents_grants_07157951 |
| PatentNumber | 7157951 |
| PublicationCentury | 2000 |
| PublicationDate | 20070102 |
| PublicationDateYYYYMMDD | 2007-01-02 |
| PublicationDate_xml | – month: 01 year: 2007 text: 20070102 day: 02 |
| PublicationDecade | 2000 |
| PublicationYear | 2007 |
| References | Ashuri (5489864) 19960200 Koerner et al. (5283631) 19940200 Jeong (5712884) 19980100 (5-191233) 19930700 Foss et al. (5796673) 19980800 Ghoshal (5068628) 19911100 Percey (6400735) 20020600 Hassoun et al. (6289068) 20010900 Vikinski (6150862) 20001100 U.S. Appl. No. 10/837,324, filed Apr. 30, 2004, Pang et al. Ishimi et al. (6184753) 20010200 U.S. Appl. No. 10/683,944, filed Oct. 1, 2003, Young. Donnelly et al. (6125157) 20000900 U.S. Appl. No. 10/837,210, filed Apr. 30, 2004, Percey et al. Spagnoletti et al. (6151356) 20001100 Microelectronics Group, Lucent Technologies, Inc., Preliminary Data Sheet, May 1998, ORCA OR3Cxx (5 V), and OR3Txxx (3.3 V) Series Field-Programmable Gate Arrays, pp. 3, 69-80, available from Microelectronics Group, Lucent Technologies, Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103. Matsuzaki et al. (6194930) 20010200 U.S. Appl. No. 10/837,059, filed Apr. 30, 2004, Logue et al. Sartschev et al. (6073259) 20000600 Wittig et al. (6400180) 20020600 (WO97/40576) 19971000 U.S. Appl. No. 10/792,055, filed Mar. 2, 2004, Lu. Xilinx, Inc.; "Virtex-II Pro Platform FPGA Handbook"; published Oct. 14, 2002; pp. 49-58 and 180-201, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124. (0655840) 19941100 Bazes (5644262) 19970700 Tomita (6501309) 20021200 (WO99/14759) 19990300 Bazes (5714907) 19980200 Iwamoto et al. (6292040) 20010900 Yamauchi et al. (5465076) 19951100 U.S. Appl. No. 09/684,540, filed Oct. 6, 2000, Young et al. Erickson et al. (5646564) 19970700 U.S. Appl. No. 09/684,529, filed Oct. 6, 2000, Logue et al. (0704975) 19960400 U.S. Appl. No. 10/618,404, filed Jul. 11, 2003, Young. Arkin (5963074) 19991000 Chapman et al. (6104223) 20000800 (WO 99/67882) 19991200 Kurd (6043717) 20000300 "Actel ES Family Digital Phase Lock Loop Usage", by Joel Landry, Sep. 17, 1996, pp. 1-5, available from Actel Corp., 955 East Arques Avenue, Sunnyvale, California 94086. |
| References_xml | – year: 19991000 ident: 5963074 contributor: fullname: Arkin – year: 19930700 ident: 5-191233 – year: 20001100 ident: 6151356 contributor: fullname: Spagnoletti et al. – year: 19980200 ident: 5714907 contributor: fullname: Bazes – year: 19991200 ident: WO 99/67882 – year: 19980100 ident: 5712884 contributor: fullname: Jeong – year: 20000600 ident: 6073259 contributor: fullname: Sartschev et al. – year: 19911100 ident: 5068628 contributor: fullname: Ghoshal – year: 19940200 ident: 5283631 contributor: fullname: Koerner et al. – year: 20001100 ident: 6150862 contributor: fullname: Vikinski – year: 20010200 ident: 6184753 contributor: fullname: Ishimi et al. – year: 19941100 ident: 0655840 – year: 20000800 ident: 6104223 contributor: fullname: Chapman et al. – year: 19951100 ident: 5465076 contributor: fullname: Yamauchi et al. – year: 20010200 ident: 6194930 contributor: fullname: Matsuzaki et al. – year: 19970700 ident: 5644262 contributor: fullname: Bazes – year: 20010900 ident: 6292040 contributor: fullname: Iwamoto et al. – year: 19960200 ident: 5489864 contributor: fullname: Ashuri – year: 20010900 ident: 6289068 contributor: fullname: Hassoun et al. – year: 20021200 ident: 6501309 contributor: fullname: Tomita – year: 19971000 ident: WO97/40576 – year: 20000900 ident: 6125157 contributor: fullname: Donnelly et al. – year: 20020600 ident: 6400180 contributor: fullname: Wittig et al. – year: 19990300 ident: WO99/14759 – year: 20020600 ident: 6400735 contributor: fullname: Percey – year: 19980800 ident: 5796673 contributor: fullname: Foss et al. – year: 20000300 ident: 6043717 contributor: fullname: Kurd – year: 19960400 ident: 0704975 – year: 19970700 ident: 5646564 contributor: fullname: Erickson et al. |
| Score | 2.6674716 |
| Snippet | A delay line for a digital clock manager includes a tap delay structure and a trim delay structure. The trim delay structure includes a first buffer coupled to... |
| SourceID | uspatents |
| SourceType | Open Access Repository |
| Title | Digital clock manager capacitive trim unit |
| URI | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7157951 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3PS8MwFH7MIehOiorzFzl4EqJJmzT2PFeKoOygsNto02QMXTfaFP99X1IZXvSawOOF8OXLC9_7AnCrYsl0XAmqo8ibajNJ0yQVVCKUCmGLOA0Gpi-vSf4unudyPoB81wuzRhjRLebS3nft1m2CuBKP937jaW_-7D0Ca-8-8FV_bopqVtkHxaVKfS_13iPz0q5plo_gAEPgla127S_SyI5gfxZGj2Fg6hO4e1ot_Q8dRCN_fJBeNtoQjWylg4CHuGa1Jh1i7BRINn2b5HQXeLFsvGBlwX4SiM9giIW7OQdiLNadXJaF1N41TZWamaiwXEirlOXJGMZ_hrn4Z-4SDvsXRk5ZdAVD13TmGqnRlTdh3d--ym4x |
| link.rule.ids | 230,309,786,808,891,64396 |
| linkProvider | USPTO |
| linkToPdf | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8QwEB6WVXycFBXXZw6ehGjTJg09u1vqa-lBYW-lTZNl0e0ufeDfd5LK4kWvCQxDksmXCd98A3AjA-GpoORU-b4V1fYEjcKIU4GhlHOTB5ETMH2dhsk7f5qJ2QCSTS3MEsOIrtGX5q5r1u3KkSvxeu83nvbiz1YjsLLqA1_V5yov09LcSyZkZGuptyzG2rM-iZN92EUj-Gir2uYXbMQHsJ260UMY6OoIbseLue3RQRQiyAfpiaM1UYhXylF4SFsvlqTDKDsGEk_eHhK6MZzNa0tZybwfF4ITGGLqrk-BaIOZJxNFLpTVTZOF8rSfG8aFkdKwcASjP82c_TN3DTvpOM5eHqfP57DXfzcy6vkXMGzrTl8iTrbFlVuCb1TqcS0 |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Digital+clock+manager+capacitive+trim+unit&rft.inventor=Morrison%2C+Shawn+K&rft.inventor=Pang%2C+Raymond+C&rft.number=7157951&rft.date=2007-01-02&rft.externalDBID=n%2Fa&rft.externalDocID=07157951 |