Memory that allows simultaneous read requests

The present invention is directed to a memory that allows two simultaneous read requests with improved density. In an aspect of the present invention, a memory module includes at least two primary memory sub-modules and an additional memory sub-module including a sum of values located in the at leas...

Full description

Saved in:
Bibliographic Details
Main Authors Andreev, Egor A, Bolotov, Anatoli A, Scepanovic, Ranko, Andreev, Alexander E
Format Patent
LanguageEnglish
Published 26.04.2005
Online AccessGet full text

Cover

Abstract The present invention is directed to a memory that allows two simultaneous read requests with improved density. In an aspect of the present invention, a memory module includes at least two primary memory sub-modules and an additional memory sub-module including a sum of values located in the at least two primary memory sub-modules at corresponding addresses. The sum of the additional memory module enables at least two simultaneous read requests to be performed.
AbstractList The present invention is directed to a memory that allows two simultaneous read requests with improved density. In an aspect of the present invention, a memory module includes at least two primary memory sub-modules and an additional memory sub-module including a sum of values located in the at least two primary memory sub-modules at corresponding addresses. The sum of the additional memory module enables at least two simultaneous read requests to be performed.
Author Andreev, Egor A
Scepanovic, Ranko
Andreev, Alexander E
Bolotov, Anatoli A
Author_xml – sequence: 1
  givenname: Egor A
  surname: Andreev
  fullname: Andreev, Egor A
– sequence: 2
  givenname: Anatoli A
  surname: Bolotov
  fullname: Bolotov, Anatoli A
– sequence: 3
  givenname: Ranko
  surname: Scepanovic
  fullname: Scepanovic, Ranko
– sequence: 4
  givenname: Alexander E
  surname: Andreev
  fullname: Andreev, Alexander E
BookMark eNrjYmDJy89L5WTQ9U3NzS-qVCjJSCxRSMzJyS8vVijOzC3NKUnMS80vLVYoSk1MARKFpanFJcU8DKxpiTnFqbxQmptBwc01xNlDt7S4ILEkNa-kOD69KBFEGZhZWJgZWFgYE6EEAMczLXU
ContentType Patent
CorporateAuthor LSI Logic Corporation
CorporateAuthor_xml – name: LSI Logic Corporation
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 06886088
GroupedDBID EFH
ID FETCH-uspatents_grants_068860883
IEDL.DBID EFH
IngestDate Sun Mar 05 22:30:22 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_068860883
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6886088
ParticipantIDs uspatents_grants_06886088
PatentNumber 6886088
PublicationCentury 2000
PublicationDate 20050426
PublicationDateYYYYMMDD 2005-04-26
PublicationDate_xml – month: 04
  year: 2005
  text: 20050426
  day: 26
PublicationDecade 2000
PublicationYear 2005
References Snyder et al. (6320811) 20011100
Miller et al. (6212607) 20010400
Nogle et al. (5781480) 19980700
Elko et al. (5339427) 19940800
Agrawal et al. (6233197) 20010500
Aref et al. (6023720) 20000200
Ulig, D., On the Synthesis of Self-Correcting Schemes From Functional Elements with a Small Number of Reliable Elements (in Russian).
Proceedings of the Fourth Israel Symposium on Theory of Computing and Systems, Jun. 12, 1996.
References_xml – year: 20010400
  ident: 6212607
  contributor:
    fullname: Miller et al.
– year: 20010500
  ident: 6233197
  contributor:
    fullname: Agrawal et al.
– year: 19980700
  ident: 5781480
  contributor:
    fullname: Nogle et al.
– year: 20000200
  ident: 6023720
  contributor:
    fullname: Aref et al.
– year: 19940800
  ident: 5339427
  contributor:
    fullname: Elko et al.
– year: 20011100
  ident: 6320811
  contributor:
    fullname: Snyder et al.
Score 2.6147947
Snippet The present invention is directed to a memory that allows two simultaneous read requests with improved density. In an aspect of the present invention, a memory...
SourceID uspatents
SourceType Open Access Repository
Title Memory that allows simultaneous read requests
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6886088
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfVzBSgMxEB3aIqgnRcValRy8Rnc1myZn6bIIlR4UeitJk6igaWlSin_fSSrFS3vJIYFhkjAzL-TNA7hzpdSY9BztKz2lTClOtbCOYrWVQpWVYSz1Dg9fefPOXsbVuAXNthfmB8OIztGXcL8M8zjL5EpM75uLpxvx56QR6JP6wMp_z5QZGffAheAYMW1oiyJR-wZ1cwyHaAIhm4_hX9GoT-BglGdPoWX9GdBhIrX-kvipIknf3atAwlci9Clv8f1NEL4ZHHKiDudA6sHbc0O3ticfi8RZmRR_PjxdQAff7vYSyJRxrvCcVCUNQ2whjZPa9aUrE_KRrAvdnWau9qz14ChriBaMPvJr6MTF0t5gdYz6Nm99DTQ4cSU
link.rule.ids 230,309,783,805,888,64375
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfVxLSwMxEB5qFR8nRcXWVw5eo13NppuzdlkfLXtQ6G1Jmo0KNS1NSvHfd5JK8aKXHBIYhgnzYr75AK5MIhQGPUO7Uo0ok5JTldWGYrYVmUxSzVjYHe4PePHGnobpsAHFehfmC92ITlEXdz13Uz-J4EoM76uPpyvy58ARaAP7wMKOJ1KX2tzwLOPoMRuwGUZRAdzXy4s92EEhWLRZ736ljXwftsp4ewCN2h4C7QdY6zfxH9KTMPBeOOI-A6RP2ho7cIIFnMYjhmp3BCTvvd4XdC27ep8F1ErV-dHi7hia2L3XJ0BGjHOJlpKp0AyrC6GNUKYrTBJqH8Fa0PpTTPuft0vYLh_y6uVx8HwKu5FQtMPoLT-Dpp_N63NMlV5dRCssAe2udCE
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Memory+that+allows+simultaneous+read+requests&rft.inventor=Andreev%2C+Egor+A&rft.inventor=Bolotov%2C+Anatoli+A&rft.inventor=Scepanovic%2C+Ranko&rft.inventor=Andreev%2C+Alexander+E&rft.number=6886088&rft.date=2005-04-26&rft.externalDBID=n%2Fa&rft.externalDocID=06886088