Data transfer with highly granular cacheability control between memory and a scratchpad area

1. Field of the Invention A processing system having a CPU core and a cache transfers data between a first block of memory and a second block of memory that is preferably partitioned out of the cache as a non-cacheable scratchpad area and performs address calculations with protection and privilege c...

Full description

Saved in:
Bibliographic Details
Main Authors Norrod, Forrest E, Wilcox, Christopher G, Falardeau, Brian D, Briggs, Willard S
Format Patent
LanguageEnglish
Published 22.07.2003
Online AccessGet full text

Cover

More Information
Summary:1. Field of the Invention A processing system having a CPU core and a cache transfers data between a first block of memory and a second block of memory that is preferably partitioned out of the cache as a non-cacheable scratchpad area and performs address calculations with protection and privilege checks without polluting the cache. Responsive to executing a predetermined instruction, the CPU core signals the cache to prevent caching data during transfer from system to scratchpad memory thereby reducing the number of bus turnarounds while maintaining byte granularity addressability.