Method and apparatus for data and address transmission over a bus

1. Field of the Invention A computer architecture that includes a high speed, low pin bus that directly couples a microprocessor to the physical memory of the processor. Physical memory typically has a number of dynamic random access memory (DRAM) devices. The bus is a byte wide and has a data rate...

Full description

Saved in:
Bibliographic Details
Main Authors Gray, David R, Gonzales, Mark A, Rankin, Linda J
Format Patent
LanguageEnglish
Published 25.06.2002
Online AccessGet full text

Cover

Abstract 1. Field of the Invention A computer architecture that includes a high speed, low pin bus that directly couples a microprocessor to the physical memory of the processor. Physical memory typically has a number of dynamic random access memory (DRAM) devices. The bus is a byte wide and has a data rate of approximately 500 Mbytes/sec. The high speed bus may be coupled with a conventional bus, so that conventional devices can communicate with the processor using existing bus protocols. The present invention includes a processor interface that allows the processor to communicate using the protocol of either bus. The interface also allows communication between devices on either bus. Also included is a system that incorporates cache memory on a high speed memory bus and a method for allowing I/O devices to be placed on both a conventional bus and the separate high speed bus.
AbstractList 1. Field of the Invention A computer architecture that includes a high speed, low pin bus that directly couples a microprocessor to the physical memory of the processor. Physical memory typically has a number of dynamic random access memory (DRAM) devices. The bus is a byte wide and has a data rate of approximately 500 Mbytes/sec. The high speed bus may be coupled with a conventional bus, so that conventional devices can communicate with the processor using existing bus protocols. The present invention includes a processor interface that allows the processor to communicate using the protocol of either bus. The interface also allows communication between devices on either bus. Also included is a system that incorporates cache memory on a high speed memory bus and a method for allowing I/O devices to be placed on both a conventional bus and the separate high speed bus.
Author Rankin, Linda J
Gray, David R
Gonzales, Mark A
Author_xml – sequence: 1
  fullname: Gray, David R
– sequence: 2
  fullname: Gonzales, Mark A
– sequence: 3
  fullname: Rankin, Linda J
BookMark eNqNizsKQjEQRVNo4W8PswHhacReRLGxs5eRzNMHOhNyJ67fgC7A4nDgcO80jNRUJmF3Fn9YItZGzlzYK6i3QomdvzmlIgB5YcVrAAZTsrcUYrpVzMO45ydk8fMs0PFw2Z-WFZld1HG9t2dTt92s1l2M8Y_JB7XQM-o
ContentType Patent
CorporateAuthor Intel Corporation
CorporateAuthor_xml – name: Intel Corporation
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 06412033
GroupedDBID EFH
ID FETCH-uspatents_grants_064120333
IEDL.DBID EFH
IngestDate Sun Mar 05 22:30:49 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_064120333
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6412033
ParticipantIDs uspatents_grants_06412033
PatentNumber 6412033
PublicationCentury 2000
PublicationDate 20020625
PublicationDateYYYYMMDD 2002-06-25
PublicationDate_xml – month: 06
  year: 2002
  text: 20020625
  day: 25
PublicationDecade 2000
PublicationYear 2002
References Birkner (4749990) 19880600
Pantry et al. (4982321) 19910100
Houda et al. (5109517) 19920400
Catiller et al. (4507732) 19850300
Andrews et al. (4646075) 19870200
O'Dell et al. (4779190) 19881000
McFarland et al. (5414820) 19950500
Barwick, Jr. et al. (5700240) 19971200
Lin et al. (5426739) 19950600
Graber et al. (4456965) 19840600
Johnson et al. (4853846) 19890800
Begun et al. (5175826) 19921200
Tsumura et al. (5046004) 19910900
Bowles et al. (5359717) 19941000
Strecter et al. (4490785) 19841200
Dave Bursky, Memory-CPU Interface Speeds Up Data Transfers, Electronic Design, Mar. 19, 1992, pp. 137-142.
Goodrich et al. (4701841) 19871000
Okazawa et al. (5506973) 19960400
References_xml – year: 19890800
  ident: 4853846
  contributor:
    fullname: Johnson et al.
– year: 19920400
  ident: 5109517
  contributor:
    fullname: Houda et al.
– year: 19881000
  ident: 4779190
  contributor:
    fullname: O'Dell et al.
– year: 19910100
  ident: 4982321
  contributor:
    fullname: Pantry et al.
– year: 19880600
  ident: 4749990
  contributor:
    fullname: Birkner
– year: 19871000
  ident: 4701841
  contributor:
    fullname: Goodrich et al.
– year: 19840600
  ident: 4456965
  contributor:
    fullname: Graber et al.
– year: 19910900
  ident: 5046004
  contributor:
    fullname: Tsumura et al.
– year: 19960400
  ident: 5506973
  contributor:
    fullname: Okazawa et al.
– year: 19850300
  ident: 4507732
  contributor:
    fullname: Catiller et al.
– year: 19841200
  ident: 4490785
  contributor:
    fullname: Strecter et al.
– year: 19921200
  ident: 5175826
  contributor:
    fullname: Begun et al.
– year: 19870200
  ident: 4646075
  contributor:
    fullname: Andrews et al.
– year: 19941000
  ident: 5359717
  contributor:
    fullname: Bowles et al.
– year: 19950600
  ident: 5426739
  contributor:
    fullname: Lin et al.
– year: 19950500
  ident: 5414820
  contributor:
    fullname: McFarland et al.
– year: 19971200
  ident: 5700240
  contributor:
    fullname: Barwick, Jr. et al.
Score 2.5544405
Snippet 1. Field of the Invention A computer architecture that includes a high speed, low pin bus that directly couples a microprocessor to the physical memory of the...
SourceID uspatents
SourceType Open Access Repository
Title Method and apparatus for data and address transmission over a bus
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6412033
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8QwEB52F0E9KSquL3LwGq3No-1RZEsRVvagsLclj64X7ZZNi3_fmVQWL3pNwmTIkMxM-OYbgNtMKyddknGTUwuz1OXcrDGQk0VWmLRQVgmqd56_6OpNPi_VcgTVrhbmE68Rb1GXcNeHtttEcCU-74Ph-UD-TByBDbEPfDUfG-MXfn2v5UOaCDGGcZ4QtG9WVoewjyIwZGu68MtplEewt4ijxzCqmxN4nMdmzQxTd2baSLndB4YxIyOU5jDsPWW_rCMHggagnyxGGEtmmO3DKbBy9vpU8d1-q_ct4VhWyY9e4gwmmM_X58BUVmc2F742Vkmrlc0d5iBSeGe1w-VTmP4p5uKfuUs4iK1KEs1TdQWTbtvX1-gxO3sTj-MbYSd2pQ
link.rule.ids 230,309,783,805,888,64367
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLbGQDxOIEBsvHLgGijNo-0RAVV5bOoBpN2qPDou0FVrK_4-TjpNXOCaRI4VK7G_6LMNcBVJYbgJIqpi18IsNDFVcwzkeBIlKkyEFszlO0-mMnvnzzMxG0C2zoX5wmtEa9Slue6aul14ciU-773haV_82dUIrFz1ge_qc6Fsbuc3kt-GAWMbsIk-VnpIlmZ7sINCMGir2uaX20j3YSv3owcwKKtDuJv4ds0EwTtRtS-63TUEo0bieJr9sLUO_5LWuRA0gfvLIo5lSRTRXXMEJH18u8_oer_iY-mYLEWw0owdwxARfXkCRERlpGNmS6UF11Lo2CAK4cwaLQ0uH8HoTzHjf-YuYTt_SIvXp-nLKez6viWBpKE4g2G77MpzdJ-tvvAn8wNfBHmi
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+and+apparatus+for+data+and+address+transmission+over+a+bus&rft.inventor=Gray%2C+David+R&rft.inventor=Gonzales%2C+Mark+A&rft.inventor=Rankin%2C+Linda+J&rft.number=6412033&rft.date=2002-06-25&rft.externalDBID=n%2Fa&rft.externalDocID=06412033