Author ARM, Claude
RAMPOGNA, Flavio
VOLET, Patrick
PIGUET, Christian
MASGONTY, Jean-Marc
GYGER, Stève
MORGAN, Marc
NAGEL, Jean-Luc
Author_xml – sequence: 1
  givenname: Claude
  surname: ARM
  fullname: ARM, Claude
  organization: CSEM, 2002 Neuchâtel, Switzerland
– sequence: 2
  givenname: Stève
  surname: GYGER
  fullname: GYGER, Stève
  organization: CSEM, 2002 Neuchâtel, Switzerland
– sequence: 3
  givenname: Jean-Marc
  surname: MASGONTY
  fullname: MASGONTY, Jean-Marc
  organization: CSEM, 2002 Neuchâtel, Switzerland
– sequence: 4
  givenname: Marc
  surname: MORGAN
  fullname: MORGAN, Marc
  organization: CSEM, 2002 Neuchâtel, Switzerland
– sequence: 5
  givenname: Jean-Luc
  surname: NAGEL
  fullname: NAGEL, Jean-Luc
  organization: CSEM, 2002 Neuchâtel, Switzerland
– sequence: 6
  givenname: Christian
  surname: PIGUET
  fullname: PIGUET, Christian
  organization: CSEM, 2002 Neuchâtel, Switzerland
– sequence: 7
  givenname: Flavio
  surname: RAMPOGNA
  fullname: RAMPOGNA, Flavio
  organization: Risk-Metrics Group, 1213 Petit-Lancy, Switzerland
– sequence: 8
  givenname: Patrick
  surname: VOLET
  fullname: VOLET, Patrick
  organization: CSEM, 2002 Neuchâtel, Switzerland
BackLink http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=21975262$$DView record in Pascal Francis
BookMark eNrjYmDJy89LZWLgNDQ1tdA1NDeOYGHgNDAwtNC1NDIw4GDgKi7OAnJNTCwMORkcffLLdQPyy1OLFIyNdJMySxRcShNzdH0dnRUMjQwUzu0J1_f1qFIw1DNQCFPITK5My0mtMFRwCQ7Q93UOVXDOL0rlYWBNS8wpTuWF0twMqm6uIc4eugWJxcmJOWlFiXnJmcXxBUWZuYlFlfFGhpbmpkZmRsbEqgMA0sE6Yw
CODEN IJSCBC
ContentType Journal Article
Copyright 2009 INIST-CNRS
Copyright_xml – notice: 2009 INIST-CNRS
DBID IQODW
DatabaseName Pascal-Francis
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Applied Sciences
EISSN 1558-173X
EndPage 2064
ExternalDocumentID 21975262
GroupedDBID -~X
.DC
0R~
29I
3EH
4.4
41~
5GY
5VS
6IK
97E
AAJGR
AASAJ
ACGFS
ACIWK
ACNCT
AENEX
AETIX
AI.
AIBXA
AKJIK
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
EJD
F5P
HZ~
H~9
IAAWW
IBMZZ
ICLAB
IFIPE
IFJZH
IPLJI
IQODW
JAVBF
LAI
M43
O9-
OCL
P2P
PZZ
RIA
RIE
RIG
RNS
TAE
TN5
UKR
VH1
XFK
ID FETCH-pascalfrancis_primary_219752623
ISSN 0018-9200
IngestDate Sun Oct 22 16:04:53 EDT 2023
IsPeerReviewed true
IsScholarly true
Issue 7
Keywords Performance evaluation
RISC
Customizable
Instruction sets
Microcontroller
digital signal processor (DSP)
processor architecture
run-time reconfigurable
ultra low power
icyflex
RISC processor
Intellectual property core
Power consumption
VHDL language
Integrated circuit
32 bit Processor
Software
Reconfigurable architectures
Low-power electronics
Digital signal processor
Execution time
Language English
License CC BY 4.0
LinkModel OpenURL
MergedId FETCHMERGED-pascalfrancis_primary_219752623
ParticipantIDs pascalfrancis_primary_21975262
PublicationCentury 2000
PublicationDate 2009
PublicationDateYYYYMMDD 2009-01-01
PublicationDate_xml – year: 2009
  text: 2009
PublicationDecade 2000
PublicationPlace New York, NY
PublicationPlace_xml – name: New York, NY
PublicationTitle IEEE journal of solid-state circuits
PublicationYear 2009
Publisher Institute of Electrical and Electronics Engineers
Publisher_xml – name: Institute of Electrical and Electronics Engineers
SSID ssj0014481
Score 3.890267
SourceID pascalfrancis
SourceType Index Database
StartPage 2055
SubjectTerms Applied sciences
Design. Technologies. Operation analysis. Testing
Electronics
Exact sciences and technology
Integrated circuits
Integrated circuits by function (including memories and processors)
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Subtitle Special Issue on the 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC)
Title Low-Power 32-bit Dual-MAC 120 μW/MHz 1.0 V icyflex1 DSP/MCU Core
Volume 44
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwnV3JTsMwELUqTnBgR6yVD_RkBbK1SY8hLa0QKVVblp6qbJYiVQW1CduZz-Ib-CYmsWsShNguVhRHVpx5GXvGM28QOqSq5hu6SSW9rslgoMCvWKeBIemu52l6YNb8MHUNOJ1a-1I_u6nelEovuailJPaO_Ocv80r-I1W4B3JNs2T_IFkxKNyAa5AvtCBhaH8l4_PbB6mbljkjmgombkwaiTuWHMsmiiqTit2snNjXMLzTfibKkUyuSOQ_0XH4qJBGv5t22JegEaaFcKDU_MsTSsAUokDKEo-IH039JIrFPtzqOZmndewmgUBIa8jDK_pxdgxv3n_E11r91kVnMGRxNe5EcuA_E50XvZbV4QlEfsEd8aHuCsENzayGj-A7aIqSPjPBs5j3RcoKaF1GWQqLEtfEVTBvjaxYsFDVjCqSQ9LI612Zkf3yNVyVGTV6kV_707onohFBaRtVNVvIdVnjSYDiKArsV1Z2kb9jGj3rzmBmlFU-yW1HBqtomdsR2GKgWEOlcLKOVrhNgbnGnq2jpRzh5AayBGIwQwyeIwYDYvDb6_UxYAUDVvAVnmMFA1aOASk4Rcomqpw2B3ZbKrzd6I6Rlozmk9S20MLkdhJuIxwYik69Oq2FZqDT0Kh7rmfCDtALwIrVqL-Dyt-PtfvTA3tokZ2-pS6rfbQQT5PwADZxsVfOPvI79bdJ4w
link.rule.ids 315,783,787,4033
linkProvider IEEE
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Low-Power+32-bit+Dual-MAC+120+%CE%BCW%2FMHz+1.0+V+icyflex1+DSP%2FMCU+Core&rft.jtitle=IEEE+journal+of+solid-state+circuits&rft.au=ARM%2C+Claude&rft.au=GYGER%2C+St%C3%A8ve&rft.au=MASGONTY%2C+Jean-Marc&rft.au=MORGAN%2C+Marc&rft.date=2009&rft.pub=Institute+of+Electrical+and+Electronics+Engineers&rft.issn=0018-9200&rft.eissn=1558-173X&rft.volume=44&rft.issue=7&rft.spage=2055&rft.epage=2064&rft.externalDBID=n%2Fa&rft.externalDocID=21975262
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0018-9200&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0018-9200&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0018-9200&client=summon