Trends in High Density DRAMs

This paper presents a technical perspective for a high density DRAM especially a IM DRAM. From extrapolation of past trends in memory capacity vs. size, chip size will be 50 to 60 mm 2 . This will be realized by improving the cell structure, the dieletric layer for a cell or both. The good candidate...

Full description

Saved in:
Bibliographic Details
Published inESSCIRC '84: Tenth European Solid-State Circuits Conference pp. 132 - 139
Main Authors Ishihara, Masamichi, Kawamoto, Hiroshi
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.09.1984
Subjects
Online AccessGet full text

Cover

Loading…
Abstract This paper presents a technical perspective for a high density DRAM especially a IM DRAM. From extrapolation of past trends in memory capacity vs. size, chip size will be 50 to 60 mm 2 . This will be realized by improving the cell structure, the dieletric layer for a cell or both. The good candidates are the corrugated capacitor cell (CCC) and stacked capacitor cell (STC). In transistor technology, a lightly doped drain will be a standard device for maintaining stable threshold voltage in spite of short channel transistor such as 1.0 μm. Circuit innovations needed to improve bit line to cell capacitance ratio are a new column decoder circuit and a sense amplifier with short bit lines utilizing multilevel Al layers. Redundancy technique will become more popular than 256K DRAMs.
AbstractList This paper presents a technical perspective for a high density DRAM especially a IM DRAM. From extrapolation of past trends in memory capacity vs. size, chip size will be 50 to 60 mm 2 . This will be realized by improving the cell structure, the dieletric layer for a cell or both. The good candidates are the corrugated capacitor cell (CCC) and stacked capacitor cell (STC). In transistor technology, a lightly doped drain will be a standard device for maintaining stable threshold voltage in spite of short channel transistor such as 1.0 μm. Circuit innovations needed to improve bit line to cell capacitance ratio are a new column decoder circuit and a sense amplifier with short bit lines utilizing multilevel Al layers. Redundancy technique will become more popular than 256K DRAMs.
Author Ishihara, Masamichi
Kawamoto, Hiroshi
Author_xml – sequence: 1
  givenname: Masamichi
  surname: Ishihara
  fullname: Ishihara, Masamichi
  organization: Device Development Center, Hitachi, Ltd. Tokyo, Japan
– sequence: 2
  givenname: Hiroshi
  surname: Kawamoto
  fullname: Kawamoto, Hiroshi
  organization: Device Development Center, Hitachi, Ltd. Tokyo, Japan
BookMark eNrjYmDJy89L5WSQCSlKzUspVsjMU_DITM9QcEnNK84sqVRwCXL0LeZhYE1LzClO5YXS3AzSbq4hzh66mampqfEFRZm5iUWV8aYmZuYWlibG-GUBa5UhZQ
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE/IET Electronic Library
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library Online
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EndPage 139
ExternalDocumentID 5467894
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-ieee_primary_54678943
IEDL.DBID RIE
IngestDate Thu Jun 29 18:13:24 EDT 2023
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-ieee_primary_54678943
ParticipantIDs ieee_primary_5467894
PublicationCentury 1900
PublicationDate 1984-Sept.
PublicationDateYYYYMMDD 1984-09-01
PublicationDate_xml – month: 09
  year: 1984
  text: 1984-Sept.
PublicationDecade 1980
PublicationTitle ESSCIRC '84: Tenth European Solid-State Circuits Conference
PublicationTitleAbbrev ESSCIRC
PublicationYear 1984
Publisher IEEE
Publisher_xml – name: IEEE
Score 2.3960822
Snippet This paper presents a technical perspective for a high density DRAM especially a IM DRAM. From extrapolation of past trends in memory capacity vs. size, chip...
SourceID ieee
SourceType Publisher
StartPage 132
SubjectTerms Alpha particles
Capacitance
Capacitors
Circuits
Dielectrics
Extrapolation
Packaging
Production
Random access memory
Silicon compounds
Title Trends in High Density DRAMs
URI https://ieeexplore.ieee.org/document/5467894
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSTJLAzbjU0BDb0kmuibJaWm6iRZAbmqSmSFQyjIlLQW82sLPzCPUxCvCNIKJQQe-FyY1NRW8-CxVD8QEz-Wn5CeXgobK9E2BudrC0oSZgdnc0hKyVwvlUhRwneAmwOALMw2yFCRbr7QkSS-5Cu2gRWKtE2QQRey-UwiA1ytCDEypeSIMMpDFqwqZeQqgpRkKLqCF5yWVCi5Bjr7FogzSbq4hzh66INPjCyAHSMRDDTYWY2AB9vFTJRgUQPNZwM6XoWFyCrB9n5hikZRolmpqlpoK2veaZGYqySCCzQQp7MLSDFyGlhYmkKVQMgwsJUWlqbLAurMkSQ4caADu3Hd-
link.rule.ids 310,311,783,787,792,793,799,55090
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSTJLAzbjU0BDb0kmuibJaWm6iRZAbmqSmSFQyjIlLQW82sLPzCPUxCvCNIKJQQe-FyY1NRW8-CxVD8QEz-Wn5CeXgobK9E2BudrC0oSZgRXYrrY0gOzWQrkWBVwruAkw-MLMgywGydYrLUnSS65CO2qRWAsFGUQR--8UAuA1ixADU2qeCIMMZPmqQmaeAmhxhoILaOl5SaWCS5Cjb7Eog7Sba4izhy7I9PgCyBES8VCDjcUYWIC9_FQJBgXQjBaw-2VomJwCbOEnplgkJZqlmpqlpoJ2viaZmUoyiGAzQQq7sDwDp0eIr0-8j6eftzQDl6GlhQlkYZQMA0tJUWmqLLAmLUmSAwcgAFnCesQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=ESSCIRC+%2784%3A+Tenth+European+Solid-State+Circuits+Conference&rft.atitle=Trends+in+High+Density+DRAMs&rft.au=Ishihara%2C+Masamichi&rft.au=Kawamoto%2C+Hiroshi&rft.date=1984-09-01&rft.pub=IEEE&rft.spage=132&rft.epage=139&rft.externalDocID=5467894