POWER MANAGEMENT METHOD AND ELECTRONIC DEVICE SUPPORTING SAME

Disclosed is an electronic device comprising: a housing; a seating portion formed inside the housing such that a first external electronic device and a second external electronic device are seated thereon; at least one interface that is electrically connected to the first external electronic device...

Full description

Saved in:
Bibliographic Details
Main Authors YOON, Yeong Gyu, LEE, Min Sung, YOO, Min Woo, CHOI, Jong Chul
Format Patent
LanguageEnglish
French
Korean
Published 28.06.2018
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Disclosed is an electronic device comprising: a housing; a seating portion formed inside the housing such that a first external electronic device and a second external electronic device are seated thereon; at least one interface that is electrically connected to the first external electronic device and to the second external electronic device and can transmit/receive power to/from the same; and a processor electrically connected to the at least one interface, wherein the processor acquires a first remaining time to use a first battery included in the first external electronic device connected through the at least one interface; the processor acquires a second remaining time to use a second battery included in the second external electronic device connected through the at least one interface; and the processor manages power of at least one of the first battery and the second battery such that the first remaining time to use the first battery and the second remaining time to use the second battery become substantially identical. Besides, various embodiments inferable from the specification are possible. L'invention concerne un dispositif électronique comprenant : un boîtier ; une partie d'assise formée à l'intérieur du boîtier de sorte qu'un premier dispositif électronique externe et un second dispositif électronique externe soient assis sur celle-ci ; au moins une interface qui est électriquement connectée au premier dispositif électronique externe et au second dispositif électronique externe et peut émettre/recevoir de la puissance vers/depuis ceux-ci ; et un processeur connecté électriquement à ladite interface, le processeur acquérant un premier temps restant pour utiliser une première batterie incluse dans le premier dispositif électronique externe connecté par l'intermédiaire de ladite interface ; le processeur acquiert un second temps restant pour utiliser une seconde batterie incluse dans le second dispositif électronique externe connecté par l'intermédiaire de ladite interface ; et le processeur gère la puissance de la première batterie et/ou de la seconde batterie de sorte que le premier temps restant pour utiliser la première batterie et le second temps restant pour utiliser la seconde batterie deviennent sensiblement identiques. L'invention concerne en outre divers autres modes de réalisation. 전자 장치에 있어서, 하우징, 상기 하우징의 내측에 형성되고 제1 외부 전자 장치 및 제2 외부 전자 장치가 안착되는 안착부, 상기 제1 외부 전자 장치 및 상기 제2 외부 전자 장치와 전기적으로 연결되어 전력을 송수신할 수 있는 적어도 하나의 인터페이스, 및 상기 적어도 하나의 인터페이스와 전기적으로 연결되는 프로세서를 포함하고, 상기 프로세서는 상기 적어도 하나의 인터페이스를 통해 연결된 상기 제1 외부 전자 장치에 포함된 제1 배터리의 제1 사용 잔여 시간을 획득하고, 상기 적어도 하나의 인터페이스를 통해 연결된 상기 제2 외부 전자 장치에 포함된 제2 배터리의 제2 사용 잔여 시간을 획득하고, 상기 제1 배터리의 제1 사용 잔여 시간과 상기 제2 배터리의 제2 사용 잔여 시간이 실질적으로 서로 동일해지도록 상기 제1 배터리 및 상기 제2 배터리 중 적어도 하나의 전력을 관리하는 것을 특징으로 하는 전자 장치가 개시된다. 이 외에도 명세서를 통해 파악되는 다양한 실시 예가 가능하다.
AbstractList Disclosed is an electronic device comprising: a housing; a seating portion formed inside the housing such that a first external electronic device and a second external electronic device are seated thereon; at least one interface that is electrically connected to the first external electronic device and to the second external electronic device and can transmit/receive power to/from the same; and a processor electrically connected to the at least one interface, wherein the processor acquires a first remaining time to use a first battery included in the first external electronic device connected through the at least one interface; the processor acquires a second remaining time to use a second battery included in the second external electronic device connected through the at least one interface; and the processor manages power of at least one of the first battery and the second battery such that the first remaining time to use the first battery and the second remaining time to use the second battery become substantially identical. Besides, various embodiments inferable from the specification are possible. L'invention concerne un dispositif électronique comprenant : un boîtier ; une partie d'assise formée à l'intérieur du boîtier de sorte qu'un premier dispositif électronique externe et un second dispositif électronique externe soient assis sur celle-ci ; au moins une interface qui est électriquement connectée au premier dispositif électronique externe et au second dispositif électronique externe et peut émettre/recevoir de la puissance vers/depuis ceux-ci ; et un processeur connecté électriquement à ladite interface, le processeur acquérant un premier temps restant pour utiliser une première batterie incluse dans le premier dispositif électronique externe connecté par l'intermédiaire de ladite interface ; le processeur acquiert un second temps restant pour utiliser une seconde batterie incluse dans le second dispositif électronique externe connecté par l'intermédiaire de ladite interface ; et le processeur gère la puissance de la première batterie et/ou de la seconde batterie de sorte que le premier temps restant pour utiliser la première batterie et le second temps restant pour utiliser la seconde batterie deviennent sensiblement identiques. L'invention concerne en outre divers autres modes de réalisation. 전자 장치에 있어서, 하우징, 상기 하우징의 내측에 형성되고 제1 외부 전자 장치 및 제2 외부 전자 장치가 안착되는 안착부, 상기 제1 외부 전자 장치 및 상기 제2 외부 전자 장치와 전기적으로 연결되어 전력을 송수신할 수 있는 적어도 하나의 인터페이스, 및 상기 적어도 하나의 인터페이스와 전기적으로 연결되는 프로세서를 포함하고, 상기 프로세서는 상기 적어도 하나의 인터페이스를 통해 연결된 상기 제1 외부 전자 장치에 포함된 제1 배터리의 제1 사용 잔여 시간을 획득하고, 상기 적어도 하나의 인터페이스를 통해 연결된 상기 제2 외부 전자 장치에 포함된 제2 배터리의 제2 사용 잔여 시간을 획득하고, 상기 제1 배터리의 제1 사용 잔여 시간과 상기 제2 배터리의 제2 사용 잔여 시간이 실질적으로 서로 동일해지도록 상기 제1 배터리 및 상기 제2 배터리 중 적어도 하나의 전력을 관리하는 것을 특징으로 하는 전자 장치가 개시된다. 이 외에도 명세서를 통해 파악되는 다양한 실시 예가 가능하다.
Author CHOI, Jong Chul
LEE, Min Sung
YOON, Yeong Gyu
YOO, Min Woo
Author_xml – fullname: YOON, Yeong Gyu
– fullname: LEE, Min Sung
– fullname: YOO, Min Woo
– fullname: CHOI, Jong Chul
BookMark eNrjYmDJy89L5WSwDfAPdw1S8HX0c3R39XX1C1HwdQ3x8HdRcPRzUXD1cXUOCfL383RWcHEN83R2VQgODQjwDwrx9HNXCHb0deVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHh_kYGhhaGhuamlkaOhsbEqQIA7sMskQ
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
DocumentTitleAlternate 전력 관리 방법 및 이를 지원하는 전자 장치
PROCÉDÉ DE GESTION DE PUISSANCE ET DISPOSITIF ÉLECTRONIQUE LE PRENANT EN CHARGE
ExternalDocumentID WO2018117592A1
GroupedDBID EVB
ID FETCH-epo_espacenet_WO2018117592A13
IEDL.DBID EVB
IngestDate Fri Jul 19 10:39:27 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
Korean
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_WO2018117592A13
Notes Application Number: WO2017KR15016
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180628&DB=EPODOC&CC=WO&NR=2018117592A1
ParticipantIDs epo_espacenet_WO2018117592A1
PublicationCentury 2000
PublicationDate 20180628
PublicationDateYYYYMMDD 2018-06-28
PublicationDate_xml – month: 06
  year: 2018
  text: 20180628
  day: 28
PublicationDecade 2010
PublicationYear 2018
RelatedCompanies SAMSUNG ELECTRONICS CO., LTD
RelatedCompanies_xml – name: SAMSUNG ELECTRONICS CO., LTD
Score 3.1312814
Snippet Disclosed is an electronic device comprising: a housing; a seating portion formed inside the housing such that a first external electronic device and a second...
SourceID epo
SourceType Open Access Repository
SubjectTerms AEROPLANES
AIRCRAFT
AVIATION
CALCULATING
COMPUTING
COSMONAUTICS
COUNTING
DEAF-AID SETS
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
HELICOPTERS
LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKEACOUSTIC ELECTROMECHANICAL TRANSDUCERS
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PERFORMING OPERATIONS
PHYSICS
PUBLIC ADDRESS SYSTEMS
TESTING
TRANSPORTING
Title POWER MANAGEMENT METHOD AND ELECTRONIC DEVICE SUPPORTING SAME
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180628&DB=EPODOC&locale=&CC=WO&NR=2018117592A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8Q_HzTqUFF00Szt0UcoxsPxEBbBOPWZYyPNzK2LjEaIDLjv2_bgPDEY--Sy-WS6_XX3v0K8OgI7AlZqSw7a2LLwWofzGuuldYlIkqS1Ev1oLAf4N7QeZs0JiX42szCaJ7QX02OKDMqlfle6P16ub3Eorq3cvU0-5CixUs3blFzjY6fPTUSaNJOi4WccmISInGbGURap1gpm3ZbYqUDdZBWTPts1FFzKcvdotI9g8NQ2psX51D6XBhwQjZ_rxlw7K-fvA040j2a6UoK13m4uoBWyMcsQls6fuSzuMcpagcUsXdG4ogHfYIoG_UJQ4NhGPIo7gevaND22SU8dFlMepb0aPofgOmY77pfv4LyfDEXFUCZjZs5ztykVheOkNgpl4ATJwLnjdzO3PQaqvss3exX38KpWqrGKNurQrn4_hF3sgQXs3sduT8EGoOP
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4QX3hT1PhA3UTTWyOWsi0HYmB3sVXabUp53Ehpt4nRAJEa_77bDQgnrjvJZDLJzOTbne9bgEdTYFvISaUbaRPrJi76YFaz9KQuEVEcJ3aiiMKej52B-TZujEvwtebCKJ3QXyWOKCsqkfWeq3692FxiUbVbuXyafsij-Us3alFthY6f7YISqNFOiwWccqIRInGb5ofKVqhSNo22xEr7lgSFCiwNOwUvZbE9VLoncBBIf7P8FEqf8wqUyfrvtQoceasn7wocqh3NZCkPV3W4PINWwEcsRBs5fuSxyOEUtX2KWI-RKOS-SxBlQ5cw1B8EAQ8j139F_bbHzuGhyyLi6DKiyX8CJiO-HX79AvZm85m4BJQauJnh1IprdWEKiZ0yCThxLHDWyIzUSq6gusvT9W7zPZSdyOtNeq7_fgPHhalYkjLsKuzl3z_iVo7jfHqnsvgHT4CGeQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=POWER+MANAGEMENT+METHOD+AND+ELECTRONIC+DEVICE+SUPPORTING+SAME&rft.inventor=YOON%2C+Yeong+Gyu&rft.inventor=LEE%2C+Min+Sung&rft.inventor=YOO%2C+Min+Woo&rft.inventor=CHOI%2C+Jong+Chul&rft.date=2018-06-28&rft.externalDBID=A1&rft.externalDocID=WO2018117592A1