A RESISTIVE RANDOM-ACCESS MEMORY IN PRINTED CIRCUIT BOARD
Provided in one example is an article. The article including: a first electrode; a switching layer disposed over at least a portion of the first electrode, the switching layer including a metal oxide; and a second electrode disposed over at least a portion of the switching layer. The first electrode...
Saved in:
Main Authors | , , , , , |
---|---|
Format | Patent |
Language | English French |
Published |
26.05.2016
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Provided in one example is an article. The article including: a first electrode; a switching layer disposed over at least a portion of the first electrode, the switching layer including a metal oxide; and a second electrode disposed over at least a portion of the switching layer. The first electrode, the switching layer, and the second electrode are parts of a resistive random-access memory, and one or both of the first electrode and the second electrode is a part of a layer of a printed circuit board.
La présente invention concerne un exemple d'un article. L'article comprend : une première électrode ; une couche de commutation disposée sur au moins une portion de la première électrode, la couche de commutation comprenant un oxyde métallique ; et une seconde électrode disposée sur au moins une portion de la couche de commutation. La première électrode, la couche de commutation et la seconde électrode sont des parties d'une mémoire vive résistive et l'une ou les deux électrodes parmi la première électrode et la seconde électrode est/sont une partie d'une couche d'une carte de circuit imprimé. |
---|---|
AbstractList | Provided in one example is an article. The article including: a first electrode; a switching layer disposed over at least a portion of the first electrode, the switching layer including a metal oxide; and a second electrode disposed over at least a portion of the switching layer. The first electrode, the switching layer, and the second electrode are parts of a resistive random-access memory, and one or both of the first electrode and the second electrode is a part of a layer of a printed circuit board.
La présente invention concerne un exemple d'un article. L'article comprend : une première électrode ; une couche de commutation disposée sur au moins une portion de la première électrode, la couche de commutation comprenant un oxyde métallique ; et une seconde électrode disposée sur au moins une portion de la couche de commutation. La première électrode, la couche de commutation et la seconde électrode sont des parties d'une mémoire vive résistive et l'une ou les deux électrodes parmi la première électrode et la seconde électrode est/sont une partie d'une couche d'une carte de circuit imprimé. |
Author | HUA, CHANH WARNES, LIDIA YANG, JIANHUA FUJII, DAVID B GE, NING NGUYEN, VINCENT |
Author_xml | – fullname: HUA, CHANH – fullname: NGUYEN, VINCENT – fullname: FUJII, DAVID B – fullname: GE, NING – fullname: YANG, JIANHUA – fullname: WARNES, LIDIA |
BookMark | eNrjYmDJy89L5WSwdFQIcg32DA7xDHNVCHL0c_H31XV0dnYNDlbwdfX1D4pU8PRTCAjy9AtxdVFw9gxyDvUMUXDydwxy4WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8eH-RgaGZgYWBpbmxo6GxsSpAgAxFCtW |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | MÉMOIRE VIVE RÉSISTIVE DANS UNE CARTE DE CIRCUIT IMPRIMÉ |
ExternalDocumentID | WO2016080973A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_WO2016080973A13 |
IEDL.DBID | EVB |
IngestDate | Fri Aug 23 06:56:42 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English French |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_WO2016080973A13 |
Notes | Application Number: WO2014US66292 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160526&DB=EPODOC&CC=WO&NR=2016080973A1 |
ParticipantIDs | epo_espacenet_WO2016080973A1 |
PublicationCentury | 2000 |
PublicationDate | 20160526 |
PublicationDateYYYYMMDD | 2016-05-26 |
PublicationDate_xml | – month: 05 year: 2016 text: 20160526 day: 26 |
PublicationDecade | 2010 |
PublicationYear | 2016 |
RelatedCompanies | HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P |
RelatedCompanies_xml | – name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P |
Score | 3.0389373 |
Snippet | Provided in one example is an article. The article including: a first electrode; a switching layer disposed over at least a portion of the first electrode, the... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | A RESISTIVE RANDOM-ACCESS MEMORY IN PRINTED CIRCUIT BOARD |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160526&DB=EPODOC&locale=&CC=WO&NR=2016080973A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8BhT1Dedih9TAkrfit1s0_ZhSJu2rELbUbs5n8bSpSBIN1zFv--ldrqnvSU5OJIj95X7CMC9admGLgqq9ijeYH1OuWotRKEWOc0toc01vqizfGM6HOvPU2Pago9NLUzdJ_S7bo6IHJUjv1e1vF79P2J5dW7l-oG_49LyKcgGntJ4xz0q25conjvwR4mXMIUx9NuUOP2FWbI3jYO-0h4a0qbkB3_iyrqU1bZSCY5hf4T4yuoEWqLswCHb_L3WgYOoCXnjsOG-9SnYDkF6hS9ZOPFJ6sReEqkOY0hCEvlRkr6RMCYyvQGlEWFhysZhRtzESb0zuAv8jA1V3MPs78iz12R7w4_n0C6XpbgAottav-hbVJgmWjKoWEyLciSpIYRtGry4hO4uTFe7wddwJKcyOt6nXWhXn1_iBpVuxW9rWv0Ab-N_Iw |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8BhTnG86FT-mBpS-FbuuTduHIV3aserajtrN-VTWLgVBuuEq_n0vddM97S3k4Lgcua_cRwDuDdPSNZ5TuU3xBmszmsrmnOdyntHM5MpMSedVlW9AB2PtaapPa_Cx6YWp5oR-V8MRUaIylPey0tfL_0csp6qtXD2k77i1eOzHXUdaR8dtKsaXSE6v645CJ2QSYxi3SUH0CzPFbBobY6U9dLINIQ_upCf6UpbbRqV_BPsjxFeUx1DjRRMabPP3WhMO_HXKG5dr6VudgGUT5Jf3EnsTl0R24IS-bDOGLCS-64fRG_ECIsobUBsR5kVs7MWkF9qRcwp3fTdmAxlpSP6OnLyG2wR3zqBeLAp-DkSzFDVXTcoNAz0ZNCyGSVNkqc65ZehpfgGtXZgud4NvoTGI_WEy9ILnKzgUIJEpV2kL6uXnF79GA1ymNxXffgCRs4IW |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=A+RESISTIVE+RANDOM-ACCESS+MEMORY+IN+PRINTED+CIRCUIT+BOARD&rft.inventor=HUA%2C+CHANH&rft.inventor=NGUYEN%2C+VINCENT&rft.inventor=FUJII%2C+DAVID+B&rft.inventor=GE%2C+NING&rft.inventor=YANG%2C+JIANHUA&rft.inventor=WARNES%2C+LIDIA&rft.date=2016-05-26&rft.externalDBID=A1&rft.externalDocID=WO2016080973A1 |