CMOS SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
Disclosed is a CMOS semiconductor device which includes an n-type MOSFET and a p-type MOSFET. The gate electrode of the n-type MOSFET is provided with a first insulating layer composed of a high-k material, and a first metal layer which is arranged on the first insulating layer and is composed of a...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English French Japanese |
Published |
11.06.2009
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Disclosed is a CMOS semiconductor device which includes an n-type MOSFET and a p-type MOSFET. The gate electrode of the n-type MOSFET is provided with a first insulating layer composed of a high-k material, and a first metal layer which is arranged on the first insulating layer and is composed of a metal material. The gate electrode of the p-type MOSFET is provided with a second insulating layer composed of a high-k material, and a second metal layer which is arranged on the second insulating layer and is composed of the metal material. The first insulating layer and the second insulating layer are composed of different high-k materials, and the first metal layer and the second metal layer are composed of the same metal material.
L'invention porte sur un dispositif semi-conducteur CMOS qui comprend un transistor à effet de champ métal-oxyde semiconducteur (MOSFET) de type n et un MOSFET de type p. L'électrode de grille du MOSFET de type n comporte une première couche isolante composée d'un matériau à k élevé, et une première couche métallique qui est agencée sur la première couche isolante et est composée d'un matériau métallique. L'électrode de grille du MOSFET de type p comporte une seconde couche isolante composée d'un matériau à k élevé, et une seconde couche métallique qui est agencée sur la seconde couche isolante et est composée du matériau métallique. La première couche isolante et la seconde couche isolante sont composées de matériaux à k élevé différents, et la première couche métallique et la seconde couche métallique sont composées du même matériau métallique. |
---|---|
AbstractList | Disclosed is a CMOS semiconductor device which includes an n-type MOSFET and a p-type MOSFET. The gate electrode of the n-type MOSFET is provided with a first insulating layer composed of a high-k material, and a first metal layer which is arranged on the first insulating layer and is composed of a metal material. The gate electrode of the p-type MOSFET is provided with a second insulating layer composed of a high-k material, and a second metal layer which is arranged on the second insulating layer and is composed of the metal material. The first insulating layer and the second insulating layer are composed of different high-k materials, and the first metal layer and the second metal layer are composed of the same metal material.
L'invention porte sur un dispositif semi-conducteur CMOS qui comprend un transistor à effet de champ métal-oxyde semiconducteur (MOSFET) de type n et un MOSFET de type p. L'électrode de grille du MOSFET de type n comporte une première couche isolante composée d'un matériau à k élevé, et une première couche métallique qui est agencée sur la première couche isolante et est composée d'un matériau métallique. L'électrode de grille du MOSFET de type p comporte une seconde couche isolante composée d'un matériau à k élevé, et une seconde couche métallique qui est agencée sur la seconde couche isolante et est composée du matériau métallique. La première couche isolante et la seconde couche isolante sont composées de matériaux à k élevé différents, et la première couche métallique et la seconde couche métallique sont composées du même matériau métallique. |
Author | EIMORI, TAKAHISA MISE, NOBUYUKI |
Author_xml | – fullname: EIMORI, TAKAHISA – fullname: MISE, NOBUYUKI |
BookMark | eNrjYmDJy89L5WSwd_b1D1YIdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HUN8fB3UXADivo6-oW6OTqHhAZ5-rkrhHi4KgQ7-rryMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL4cH8jAwNLA3MjEyNDR0Nj4lQBADZELOE |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | DISPOSITIF SEMI-CONDUCTEUR CMOS ET SON PROCÉDÉ DE FABRICATION |
ExternalDocumentID | WO2009072421A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_WO2009072421A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 11:59:14 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English French Japanese |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_WO2009072421A13 |
Notes | Application Number: WO2008JP71392 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090611&DB=EPODOC&CC=WO&NR=2009072421A1 |
ParticipantIDs | epo_espacenet_WO2009072421A1 |
PublicationCentury | 2000 |
PublicationDate | 20090611 |
PublicationDateYYYYMMDD | 2009-06-11 |
PublicationDate_xml | – month: 06 year: 2009 text: 20090611 day: 11 |
PublicationDecade | 2000 |
PublicationYear | 2009 |
RelatedCompanies | RENESAS TECHNOLOGY CORP EIMORI, TAKAHISA MISE, NOBUYUKI |
RelatedCompanies_xml | – name: MISE, NOBUYUKI – name: RENESAS TECHNOLOGY CORP – name: EIMORI, TAKAHISA |
Score | 2.844039 |
Snippet | Disclosed is a CMOS semiconductor device which includes an n-type MOSFET and a p-type MOSFET. The gate electrode of the n-type MOSFET is provided with a first... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | CMOS SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090611&DB=EPODOC&locale=&CC=WO&NR=2009072421A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-LHlIDSt-LC-rE-jNElKVVoM7Z27m2kXQVFtuEq_vteuk33tLeQwHE5cvnd5T4C8NhuqcKbOTNTHxfTyhzbVC1lmW7uofXgIipQXY0cxU6YWi8Te1KDz20tTNUn9KdqjogalaO-l9V9vfx_xOJVbuXqKXvHqUUvSLrc2HrHHsITNXi_KwaSS2Ywhn6bEQ_Xa66Of_roKx2gIe1qfRDjvq5LWe6CSnAKhwOkNy_PoPahGnDMtn-vNeAo2oS8cbjRvtU59FgkR2SkJSdjnrJEDgkX42cmiB9zEokklJygW0ciP04DnyWpznUgSSjIyI_EBTwEImGhiZxM_zY-fZW7bLcvoT5fzIsrXWhNaf7WQXBWudXqFJmdZZZyqfJUPrNd6xqa-yjd7F--hZN1zMQxKW1Cvfz6Lu4QesvsvpLYL_USgHo |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEG8IGvFNUeMHahPN3hZp2Ad7IGS0XYayjUCHvJHuw0RjgMiM_77XAcoTb02bXK6XXn93vY8i9NhqytzJrExXx0U3EsvUZVMaup06YD3YgApEVSMHoeXHxvPUnFbQ57YWpuwT-lM2RwSNSkHfi_K-Xv4_YrEyt3L1lLzD1KLriQ7Ttt6xA_BENNbr8GHEIqpRCn6bFo7Wa7aKf7rgKx2AkW0rfeCTnqpLWe6CineCDodAb16cosqHrKMa3f69VkdHwSbkDcON9q3OUJcG0RiPleSikMVURCPM-KRPOXZDhgMu_IhhcOtw4Iax51IRq1wHLHyOx27Az9GDxwX1deBk9rfx2Wu0y3brAlXni3l-qQqtCUnf2gDOMjWa7Twxk8SQNpGOTDPTNq5QYx-l6_3L96jmi2AwG_TDlxt0vI6fWDohDVQtvr7zW4DhIrkrpfcLJ1-DbQ |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=CMOS+SEMICONDUCTOR+DEVICE+AND+METHOD+FOR+MANUFACTURING+THE+SAME&rft.inventor=EIMORI%2C+TAKAHISA&rft.inventor=MISE%2C+NOBUYUKI&rft.date=2009-06-11&rft.externalDBID=A1&rft.externalDocID=WO2009072421A1 |