STACKABLE SEMICONDUCTOR TEST SYSTEM AND METHOD FOR OPERATING SAME
A tester configured to stack with at least one other tester (102)f to provide a test system for simultaneously testing a number of devices in parallel on different testers (102), or testing a device having more pins than can be accommodated by a single tester (102). The tester (102) includes a test...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English French |
Published |
18.12.2003
|
Edition | 7 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Be the first to leave a comment!