SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME

A capacitive element (11) comprising a lower electrode (8), a capacitive insulating film (9) of insulating metal oxide and an upper electrode (10) is formed on a semiconductor substrate (1). A first interconnect layer (14) is formed on a protective insulating film (12) formed to cover the capacitive...

Full description

Saved in:
Bibliographic Details
Main Authors FUJII, EIJI, IMANISHI, SADAYUKI, ITO, TOYOJI, NAGANO, YOSHIHISA
Format Patent
LanguageEnglish
French
Japanese
Published 18.07.2002
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A capacitive element (11) comprising a lower electrode (8), a capacitive insulating film (9) of insulating metal oxide and an upper electrode (10) is formed on a semiconductor substrate (1). A first interconnect layer (14) is formed on a protective insulating film (12) formed to cover the capacitive element (11). A first interlayer insulating film (15) is formed to cover the first interconnect layer (14). A second interlayer insulating film (17) is formed on the first interlayer insulating film (15) through a barrier film (16) for preventing diffusion of hydrogen provided to overlap the capacitive element (11). A second interconnect layer (19) is formed on the second interlayer insulating film (17). Hydrogen content of the first interlayer insulating film (15) is lower than that of the second interlayer insulating film (17). Selon la présente invention, un élément capacitif (11), comprenant une électrode inférieure (8), un film isolant capacitif (9) d'un oxyde métallique isolant et une électrode supérieure (10), est formé sur un substrat semiconducteur (1). Une première couche d'interconnexion (14) est formée sur un film isolant de protection (12), conçu pour recouvrir l'élément capacitif (11). Un premier film isolant intercouches (15) est conçu pour recouvrir la première couche d'interconnexion (14). Un second film isolant intercouches (17) est formé sur le premier film isolant intercouches (15) au moyen d'un film barrière (16), conçu pour prévenir toute diffusion d'hydrogène, et destiné à recouvrir l'élément capacitif (11). Une seconde couche d'interconnexion (19) est formée sur le second film isolant intercouches (17). La teneur en hydrogène du premier film isolant intercouches (15) est inférieure à celle du second film isolant intercouches (17).
AbstractList A capacitive element (11) comprising a lower electrode (8), a capacitive insulating film (9) of insulating metal oxide and an upper electrode (10) is formed on a semiconductor substrate (1). A first interconnect layer (14) is formed on a protective insulating film (12) formed to cover the capacitive element (11). A first interlayer insulating film (15) is formed to cover the first interconnect layer (14). A second interlayer insulating film (17) is formed on the first interlayer insulating film (15) through a barrier film (16) for preventing diffusion of hydrogen provided to overlap the capacitive element (11). A second interconnect layer (19) is formed on the second interlayer insulating film (17). Hydrogen content of the first interlayer insulating film (15) is lower than that of the second interlayer insulating film (17). Selon la présente invention, un élément capacitif (11), comprenant une électrode inférieure (8), un film isolant capacitif (9) d'un oxyde métallique isolant et une électrode supérieure (10), est formé sur un substrat semiconducteur (1). Une première couche d'interconnexion (14) est formée sur un film isolant de protection (12), conçu pour recouvrir l'élément capacitif (11). Un premier film isolant intercouches (15) est conçu pour recouvrir la première couche d'interconnexion (14). Un second film isolant intercouches (17) est formé sur le premier film isolant intercouches (15) au moyen d'un film barrière (16), conçu pour prévenir toute diffusion d'hydrogène, et destiné à recouvrir l'élément capacitif (11). Une seconde couche d'interconnexion (19) est formée sur le second film isolant intercouches (17). La teneur en hydrogène du premier film isolant intercouches (15) est inférieure à celle du second film isolant intercouches (17).
Author IMANISHI, SADAYUKI
FUJII, EIJI
NAGANO, YOSHIHISA
ITO, TOYOJI
Author_xml – fullname: FUJII, EIJI
– fullname: IMANISHI, SADAYUKI
– fullname: ITO, TOYOJI
– fullname: NAGANO, YOSHIHISA
BookMark eNrjYmDJy89L5WSwCHb19XT293MJdQ7xD1JwcQ3zdHZVcPRzUfB1DfHwd1FwA4q6OToFeTo7hnj6uSuEeLgqBDv6uvIwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvhwfwMjA1MzYwsjR0NjYtQAAFEvKgg
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate DISPOSITIF SEMICONDUCTEUR ET PROCEDE DE FABRICATION DUDIT DISPOSITIF
Edition 7
ExternalDocumentID WO02056382A1
GroupedDBID EVB
ID FETCH-epo_espacenet_WO02056382A13
IEDL.DBID EVB
IngestDate Fri Aug 02 09:00:11 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_WO02056382A13
Notes Application Number: WO2001JP09653
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020718&DB=EPODOC&CC=WO&NR=02056382A1
ParticipantIDs epo_espacenet_WO02056382A1
PublicationCentury 2000
PublicationDate 20020718
PublicationDateYYYYMMDD 2002-07-18
PublicationDate_xml – month: 07
  year: 2002
  text: 20020718
  day: 18
PublicationDecade 2000
PublicationYear 2002
RelatedCompanies MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD
IMANISHI, SADAYUKI
FUJII, EIJI
NAGANO, YOSHIHISA
ITO, TOYOJI
RelatedCompanies_xml – name: IMANISHI, SADAYUKI
– name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD
– name: NAGANO, YOSHIHISA
– name: ITO, TOYOJI
– name: FUJII, EIJI
Score 2.6543887
Snippet A capacitive element (11) comprising a lower electrode (8), a capacitive insulating film (9) of insulating metal oxide and an upper electrode (10) is formed on...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020718&DB=EPODOC&locale=&CC=WO&NR=02056382A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8QNOqbokbxIzUxe1sEykZ5IGa0ndNkK4GBvJHVjUQeBpEZ_31vDYgv-taP5HK99Prrr-1dAe4zh3WTeSe1dZJSu93U1GauniNLcZHhJjRrdMp45zByg3H7ZepMK7DYxsKYPKFfJjkietQb-nth1uvV7hBLmLeV6wf9jk3LRz_uCWvLjluImMwS_Z4cKKG4xTnyNisa9rDHwanW8pAp7eE2umNI26RfRqWsfkOKfwz7A5SWFydQWSQ1OOTbn9dqcBBuLryxuPG99SmwUWkyFYkxj9WQCDl55pJ4kSChjAMlCPI54nv9oYkNjp5IHEgy8kJ5Bne-jHlgowqzn_HOXtVOW3oO1XyZZxdAGMsokq_GPE3Ttm52uwnij4NjwTriOr2E-t9y6v91XsGR-eSkzBfJrqFafHxmN4i1hb41RvoG1hl9Cg
link.rule.ids 230,309,783,888,25577,76883
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfZ3fT8IwEMcvBI34pqhR_FUTs7dFYD8oD8SMtnMo28gYyNuyuZHIwyAy47_vrQHxRd_WNbncml6__Wy7K8B9ZtBuPO-kahKnmqq3Ek2lZjJHSjGRcGMta3bKfGfXM52J_jwzZhVYbHNhZJ3QL1kcESPqDeO9kOv1avcSi8t_K9cPyTveWj7aYY8rWzpuo2JShfd7YuRznymMIbcpXtDDHgOnWttCUtrDLTaVqDTtl1kpq9-SYh_B_git5cUxVBZxHWpse_JaHQ7czQdvvNzE3voE6LgcMt_jExb6AeFiOmCCWB4nrggdnxPkOWJb_UDmBntPJHQEGVuuOIU7W4TMUdGF6Od5o1d_5612BtV8mWfnQCjNNISv5jxNUz1pdbsx6o-BSIBt1HXtAhp_22n813kLNSd0h9Fw4L1cwqE88KSsHUmvoFp8fGbXqLtFciMH7Bva73_6
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+DEVICE+AND+METHOD+FOR+FABRICATING+THE+SAME&rft.inventor=FUJII%2C+EIJI&rft.inventor=IMANISHI%2C+SADAYUKI&rft.inventor=ITO%2C+TOYOJI&rft.inventor=NAGANO%2C+YOSHIHISA&rft.date=2002-07-18&rft.externalDBID=A1&rft.externalDocID=WO02056382A1