Testing a non-core MMU

Embodiments herein provide a testing apparatus (whether physical or simulated) for testing a non-core MMU in a processor chip. Unlike core MMUs, non-core MMUs may be located in a part of the processor chip outside of the processing cores in the chip. Instead of being used to perform address translat...

Full description

Saved in:
Bibliographic Details
Main Authors Schumann John A, Lecocq Paul F, Dusanapudi Manoj, Kapoor Shakti
Format Patent
LanguageEnglish
Published 20.03.2018
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Abstract Embodiments herein provide a testing apparatus (whether physical or simulated) for testing a non-core MMU in a processor chip. Unlike core MMUs, non-core MMUs may be located in a part of the processor chip outside of the processing cores in the chip. Instead of being used to perform address translation requests sent by the processing core, the non-core MMUs may be used by other hardware modules in the processor chip such as compression engines, crypto engines, accelerators, etc. In one embodiment, the testing apparatus includes a MMU testor that transmits the translation requests to the non-core MMU which tests its functionality. Using the data provided in the translation requests, the non-core MMU performs virtual to physical address translations. The non-core MMU transmits the results of these translations to the MMU testor which compares these results to expected results to identify any design flaws in the non-core MMU.
AbstractList Embodiments herein provide a testing apparatus (whether physical or simulated) for testing a non-core MMU in a processor chip. Unlike core MMUs, non-core MMUs may be located in a part of the processor chip outside of the processing cores in the chip. Instead of being used to perform address translation requests sent by the processing core, the non-core MMUs may be used by other hardware modules in the processor chip such as compression engines, crypto engines, accelerators, etc. In one embodiment, the testing apparatus includes a MMU testor that transmits the translation requests to the non-core MMU which tests its functionality. Using the data provided in the translation requests, the non-core MMU performs virtual to physical address translations. The non-core MMU transmits the results of these translations to the MMU testor which compares these results to expected results to identify any design flaws in the non-core MMU.
Author Schumann John A
Lecocq Paul F
Kapoor Shakti
Dusanapudi Manoj
Author_xml – fullname: Schumann John A
– fullname: Lecocq Paul F
– fullname: Dusanapudi Manoj
– fullname: Kapoor Shakti
BookMark eNrjYmDJy89L5WQQC0ktLsnMS1dIVAAK6CbnF6Uq-PqG8jCwpiXmFKfyQmluBgU31xBnD93Ugvz41OKCxOTUvNSS-NBgS0sjQwtLcycjYyKUAADiOyJW
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US9921897B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US9921897B23
IEDL.DBID EVB
IngestDate Fri Jul 19 15:19:30 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US9921897B23
Notes Application Number: US201614989187
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180320&DB=EPODOC&CC=US&NR=9921897B2
ParticipantIDs epo_espacenet_US9921897B2
PublicationCentury 2000
PublicationDate 20180320
PublicationDateYYYYMMDD 2018-03-20
PublicationDate_xml – month: 03
  year: 2018
  text: 20180320
  day: 20
PublicationDecade 2010
PublicationYear 2018
RelatedCompanies International Business Machines Corporation
RelatedCompanies_xml – name: International Business Machines Corporation
Score 3.1418922
Snippet Embodiments herein provide a testing apparatus (whether physical or simulated) for testing a non-core MMU in a processor chip. Unlike core MMUs, non-core MMUs...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Testing a non-core MMU
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180320&DB=EPODOC&locale=&CC=US&NR=9921897B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMTBMNjJMNDDQBaaNRF0Ts2RD3SSTZFPdZGBrwCzFwijJNBE03uHrZ-YRauIVYRrBxJAJ2wsDPie0HHw4IjBHJQPzewm4vC5ADGK5gNdWFusnZQKF8u3dQmxd1KC9Y0ML0H3gai5Otq4B_i7-zmrOzrahwWp-QbaWlsC6zNLcCVhas4Ja0aBj9l3DnECbUgqQaxQ3QQa2AKBheSVCDEypecIMnM6wi9eEGTh8ofPdwgzs4AWaycVAQWgmLBZhEAsBnYyRl66QqADsu-uCzqFU8PUNFWVQcHMNcfbQBVoVD_dWfGgw3FHGYgwsQB2pEgwKyZZpaanGlmYpiSYWJklGpkBklJxiYJ4MrEXMzM1MJRkkcRojhUdOmoELFD6g5VNGBjIMLCVFpamywPq0JEkOHBIABud3mg
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dT4Mw8LLMj_mm6OL85MHwRgQGBR6ICTCCOtjiwOyNQGFmL7gIxr_vtWHTF036dE2v7aV317veXQHuFJVqaq4oMp6NXNYJVeVCp4ZM8TZASksrjJz5O6KYhKn-tDSWPVhvc2F4ndAvXhwROYoiv7dcXm9-nFg-j61s7os1gt4fgsTxpc46Vi32H7jku85kPvNnnuR5TrqQ4hfHtlGX2aaL0nrPRIuQW0qvLktK2fzWKMEx7M8RWd2eQK-qBRh424_XBDiMuvduAQ54gCZtENgxYXMKw4RVxqjfxFxE211mdSjFKErPQAwmiRfKOFW221aWLnaLGg-hjyOqcxCpvVpVY5uUuW7phWZg02ipmBS1CDGJMYLRn2gu_um7hUGYRNNs-hg_X8IRoxULpdKUK-i3H5_VNerWtrjhVPkGw0Z6hA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Testing+a+non-core+MMU&rft.inventor=Schumann+John+A&rft.inventor=Lecocq+Paul+F&rft.inventor=Dusanapudi+Manoj&rft.inventor=Kapoor+Shakti&rft.date=2018-03-20&rft.externalDBID=B2&rft.externalDocID=US9921897B2