Digital signal up-converting apparatus and related digital signal up-converting method

A digital signal up-converting apparatus includes: a clock generating circuit arranged to generate a reference clock signal; an adjusting circuit coupled to the clock generating circuit and arranged to generate a first clock signal and a second clock signal according to the reference clock signal; a...

Full description

Saved in:
Bibliographic Details
Main Authors Chang Hsiang-Hui, Lin Bo-Yu, Wang Chi-Hsueh, Chen Yang-Chuan
Format Patent
LanguageEnglish
Published 04.07.2017
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A digital signal up-converting apparatus includes: a clock generating circuit arranged to generate a reference clock signal; an adjusting circuit coupled to the clock generating circuit and arranged to generate a first clock signal and a second clock signal according to the reference clock signal; a baseband circuit coupled to the adjusting circuit for receiving the first clock signal, wherein the baseband circuit further generates a digital output signal according to the first clock signal; and a sampling circuit coupled to the adjusting circuit and the baseband circuit for receiving the second clock signal and the digital output signal, wherein the second clock signal and the digital output signal are non-overlapping; wherein the sampling circuit samples the digital output signal based on the second clock signal and then combines the sampled digital output signal in order to generate a combined digital signal.
AbstractList A digital signal up-converting apparatus includes: a clock generating circuit arranged to generate a reference clock signal; an adjusting circuit coupled to the clock generating circuit and arranged to generate a first clock signal and a second clock signal according to the reference clock signal; a baseband circuit coupled to the adjusting circuit for receiving the first clock signal, wherein the baseband circuit further generates a digital output signal according to the first clock signal; and a sampling circuit coupled to the adjusting circuit and the baseband circuit for receiving the second clock signal and the digital output signal, wherein the second clock signal and the digital output signal are non-overlapping; wherein the sampling circuit samples the digital output signal based on the second clock signal and then combines the sampled digital output signal in order to generate a combined digital signal.
Author Wang Chi-Hsueh
Lin Bo-Yu
Chen Yang-Chuan
Chang Hsiang-Hui
Author_xml – fullname: Chang Hsiang-Hui
– fullname: Lin Bo-Yu
– fullname: Wang Chi-Hsueh
– fullname: Chen Yang-Chuan
BookMark eNrjYmDJy89L5WQIc8lMzyxJzFEozkzPA1KlBbrJ-XllqUUlmXnpCokFBYlFiSWlxQqJeSkKRak5iSWpKQop-LTkppZk5KfwMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JL40GBLM0sLcwtTJyNjIpQAACALO7U
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US9698785B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US9698785B23
IEDL.DBID EVB
IngestDate Fri Jul 19 16:20:50 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US9698785B23
Notes Application Number: US201615255159
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170704&DB=EPODOC&CC=US&NR=9698785B2
ParticipantIDs epo_espacenet_US9698785B2
PublicationCentury 2000
PublicationDate 20170704
PublicationDateYYYYMMDD 2017-07-04
PublicationDate_xml – month: 07
  year: 2017
  text: 20170704
  day: 04
PublicationDecade 2010
PublicationYear 2017
RelatedCompanies MEDIATEK INC
RelatedCompanies_xml – name: MEDIATEK INC
Score 3.0978837
Snippet A digital signal up-converting apparatus includes: a clock generating circuit arranged to generate a reference clock signal; an adjusting circuit coupled to...
SourceID epo
SourceType Open Access Repository
SubjectTerms AMPLIFIERS
BASIC ELECTRONIC CIRCUITRY
CODE CONVERSION IN GENERAL
CODING
DECODING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
PULSE TECHNIQUE
TESTING
TRANSMISSION
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
WIRELESS COMMUNICATIONS NETWORKS
Title Digital signal up-converting apparatus and related digital signal up-converting method
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170704&DB=EPODOC&locale=&CC=US&NR=9698785B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1La8MwDBale962bmPdCx9GbmHJ4qbJIQzyogz6YH3QW3Fip_SShiVhf3-yl3a7rCeDjYUtLMmyP0kAzy4TnJuvie64vVSnrsh0Ro1UNyxmZ4mgbqa-YoYjezCn78vesgWbXSyMyhP6pZIjokSlKO-V0tfF7yNWqLCV5Uuywa7tWzzzQq3xjs0-nmCqhb4XTcbhONCCwJtPtdGH59roXDs9H7X1Ed6i-1IYooUvg1KKvxYlvoDjCRLLq0toibwDZ8Gu8FoHTofNf3cHThRAMy2xsxHC8goW4WYtS30Qib3Api50hR2X-QDWhBUqm3ddEpZzokJVBCf80JSfKtLXQOJoFgx0XOpqz5bVfLrflHUD7Xybi1sglmnzLDUNhn4DFY5gjKOVTi0Z0CoYdbrQ_ZfM3YGxeziX_FVIVfoA7eqzFo9oj6vkSXHyG5lokjA
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLam8Rg3GCDGMwfUW8VK0649VEhtNw3YS-yh3aa0Sadeuop24u_jhG1wYadIiWIlVmzHyWcb4NFlgnPjOdId14p16opEZ7QZ602T2UkkqJuor5j-wO5O6dvcmlcg3cbCqDyhXyo5IkpUjPJeKn2d_z5ihQpbWTxFKXatXjoTL9Q23rHRwhNMtdD32qNhOAy0IPCmY23w4bk2OteO5aO2PsAbdksKQ3vmy6CU_K9F6ZzC4QiJZeUZVERWh1qwLbxWh-P-5r-7DkcKoBkX2LkRwuIcZmG6lKU-iMReYLPOdYUdl_kAloTlKpv3uiAs40SFqghO-L4pP1WkL4B02pOgq-NSFzu2LKbj3abMS6hmq0xcATENmyex0WToN1DhCMY4WunYlAGtglGnAY1_yVzvGXuAWnfS7y16r4P3GziRvFaoVXoL1fJzLe7QNpfRveLqN6D9lSM
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Digital+signal+up-converting+apparatus+and+related+digital+signal+up-converting+method&rft.inventor=Chang+Hsiang-Hui&rft.inventor=Lin+Bo-Yu&rft.inventor=Wang+Chi-Hsueh&rft.inventor=Chen+Yang-Chuan&rft.date=2017-07-04&rft.externalDBID=B2&rft.externalDocID=US9698785B2