Processing of multiple instruction streams in a parallel slice processor
A method of managing instruction execution for multiple instruction streams using a processor core having multiple parallel instruction execution slices provides instruction processing flexibility. An event is detected indicating that either resource requirement or resource availability for a subseq...
Saved in:
Main Authors | , , , , , , |
---|---|
Format | Patent |
Language | English |
Published |
27.06.2017
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A method of managing instruction execution for multiple instruction streams using a processor core having multiple parallel instruction execution slices provides instruction processing flexibility. An event is detected indicating that either resource requirement or resource availability for a subsequent instruction of an instruction stream will not be met by the instruction execution slice currently executing the instruction stream. In response to detecting the event, dispatch of at least a portion of the subsequent instruction is made to another instruction execution slice. The event may be a compiler-inserted directive, may be an event detected by logic in the processor core, or may be determined by a thread sequencer. The execution slices may be dynamically reconfigured as between single-instruction-multiple-data (SIMD) instruction execution, ordinary instruction execution, wide instruction execution. When an execution slice is busy processing a current instruction for one of the streams, another slice can be selected to proceed with execution. |
---|---|
AbstractList | A method of managing instruction execution for multiple instruction streams using a processor core having multiple parallel instruction execution slices provides instruction processing flexibility. An event is detected indicating that either resource requirement or resource availability for a subsequent instruction of an instruction stream will not be met by the instruction execution slice currently executing the instruction stream. In response to detecting the event, dispatch of at least a portion of the subsequent instruction is made to another instruction execution slice. The event may be a compiler-inserted directive, may be an event detected by logic in the processor core, or may be determined by a thread sequencer. The execution slices may be dynamically reconfigured as between single-instruction-multiple-data (SIMD) instruction execution, ordinary instruction execution, wide instruction execution. When an execution slice is busy processing a current instruction for one of the streams, another slice can be selected to proceed with execution. |
Author | Leenstra Jentje Ronchetti Bruce Joseph Van Norstrand, Jr. Albert James Moreira Jose Eduardo Thompto Brian William Le Hung Qui Eisen Lee Evan |
Author_xml | – fullname: Eisen Lee Evan – fullname: Le Hung Qui – fullname: Leenstra Jentje – fullname: Thompto Brian William – fullname: Van Norstrand, Jr. Albert James – fullname: Moreira Jose Eduardo – fullname: Ronchetti Bruce Joseph |
BookMark | eNqNi00KwkAMRmehi_pzh1xAEMVitxalS0FdlzCkEkiTYTK9vwU9gKvv8XjfKizUlKrQ3bNFcmd9gw0wTlI4CQGrlzzFwqYwE-HoswOEhBlFSMCFI0H63i1vwnJAcdr-dh3gdn223Y6S9eQJIymV_vVo6mZ_OteXw_GP5AOxujaJ |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US9690586B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US9690586B23 |
IEDL.DBID | EVB |
IngestDate | Fri Aug 30 05:46:24 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US9690586B23 |
Notes | Application Number: US201414302589 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170627&DB=EPODOC&CC=US&NR=9690586B2 |
ParticipantIDs | epo_espacenet_US9690586B2 |
PublicationCentury | 2000 |
PublicationDate | 20170627 |
PublicationDateYYYYMMDD | 2017-06-27 |
PublicationDate_xml | – month: 06 year: 2017 text: 20170627 day: 27 |
PublicationDecade | 2010 |
PublicationYear | 2017 |
RelatedCompanies | INTERNATIONAL BUSINESS MACHINES CORPORATION |
RelatedCompanies_xml | – name: INTERNATIONAL BUSINESS MACHINES CORPORATION |
Score | 3.1013532 |
Snippet | A method of managing instruction execution for multiple instruction streams using a processor core having multiple parallel instruction execution slices... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
Title | Processing of multiple instruction streams in a parallel slice processor |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170627&DB=EPODOC&locale=&CC=US&NR=9690586B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1Ja4QwFH4M0_XW2pZON3Io3qStozFzkIIbUpiFzljmNmgaQbAqVejf74vVmV7a6wsJ5sFbknzfJ8A9wx6AMYNrOrUeNcySqSYZxVoqxtaYJpQlTHKHpzMaRsbL2lwPIOu5MK1O6FcrjogRxTHemzZfV7tLLK_FVtYPSYam8jlY2Z7anY6lFoxuqZ5j-4u5N3dV17WjpTp7tSd4CjQZdTBb78kuWsrs-2-OJKVUvytKcAL7C1ysaE5hIAoFjtz-x2sKHE67924FDlqAJq_R2AVhfQZhB-7HokPKlPSQQJLtxGCJpIDEHzXaSEykvHeei5xgT8kFqX6ml5_nQAJ_5YYaftxm64hNtNxuY3wBw6IsxCUQRpngJosphqaRYsPzzrFMm08JtSZo4CMY_bnM1T9j13AsPSpxUbp1A0PcgrjFCtwkd63vvgEKF4sg |
link.rule.ids | 230,309,786,891,25594,76904 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ409VFvihrrcw-GG1ELLNsDMeHRoJa2sWB6I2VdkiYVGiHx7zuLtPWiNzJkN7uTzGPh-74FuGXYAzBmcK1HrXsNs2SmSUaxlgnd0mlKWcokdzgc0SA2nmfmrAWLNRem1gn9qsURMaI4xntV5-vV9iOWV2Mry7t0gabicRDZntqcjqUWTM9SPcf2J2Nv7Kqua8dTdfRq9_EUaDLqYLbesfBZyuz7b44kpax-V5TBIexOcLK8OoKWyBXouOuL1xTYD5v_3Qrs1QBNXqKxCcLyGIIG3I9FhxQZWUMCyWIrBkskBWT-UaKNzImU914uxZJgT8kFWf0MLz5PgAz8yA00XFyycUQSTzfb0E-hnRe5OAPCKBPcZHOKoWlk2PC8cyzT5kNKrT4aeBe6f05z_s-7G-gEUThMhk-jlws4kN6VGKmedQlt3I64wmpcpde1H78BsbCOCw |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Processing+of+multiple+instruction+streams+in+a+parallel+slice+processor&rft.inventor=Eisen+Lee+Evan&rft.inventor=Le+Hung+Qui&rft.inventor=Leenstra+Jentje&rft.inventor=Thompto+Brian+William&rft.inventor=Van+Norstrand%2C+Jr.+Albert+James&rft.inventor=Moreira+Jose+Eduardo&rft.inventor=Ronchetti+Bruce+Joseph&rft.date=2017-06-27&rft.externalDBID=B2&rft.externalDocID=US9690586B2 |