3D chip stack having encapsulated chip-in-chip
A method of forming a three-dimensional (3D) chip is provided in which a second chip is present embedded within a first chip. In one embodiment, the method includes forming a first chip including first electrical devices and forming a recess extending from a surface of the first chip. A second chip...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
22.12.2015
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A method of forming a three-dimensional (3D) chip is provided in which a second chip is present embedded within a first chip. In one embodiment, the method includes forming a first chip including first electrical devices and forming a recess extending from a surface of the first chip. A second chip is formed having second electrical devices. The second chip is then encapsulated within the recess of the first chip. Interconnects are then formed through the first chip into electrical communication with at least one of the second devices on the second chip. A three-dimensional (3D) chip is also provided in which a second chip is embedded within a first chip. |
---|---|
Bibliography: | Application Number: US20100689455 |