Non-volatile memory with write protection data structure with write latency improvements

A data storage device includes a write protection data structure that includes a first set of entries corresponding to a first set of ranges of memory addresses. A first indication stored in an entry, in the first set of entries, corresponds to an absence of write-protected data between a lowest add...

Full description

Saved in:
Bibliographic Details
Main Author ROSTOKER TAL
Format Patent
LanguageEnglish
Published 08.09.2015
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online AccessGet full text

Cover

Abstract A data storage device includes a write protection data structure that includes a first set of entries corresponding to a first set of ranges of memory addresses. A first indication stored in an entry, in the first set of entries, corresponds to an absence of write-protected data between a lowest address of the range of addresses corresponding to the entry and a highest address of a memory. A second indication stored in the entry corresponds to write-protected data within the range of addresses. The data storage device also includes a write protection map that includes a second set of entries corresponding to a second set of ranges of the memory addresses. The device is configured to locate, in the write protection data structure, an entry corresponding to a range of memory addresses.
AbstractList A data storage device includes a write protection data structure that includes a first set of entries corresponding to a first set of ranges of memory addresses. A first indication stored in an entry, in the first set of entries, corresponds to an absence of write-protected data between a lowest address of the range of addresses corresponding to the entry and a highest address of a memory. A second indication stored in the entry corresponds to write-protected data within the range of addresses. The data storage device also includes a write protection map that includes a second set of entries corresponding to a second set of ranges of the memory addresses. The device is configured to locate, in the write protection data structure, an entry corresponding to a range of memory addresses.
Author ROSTOKER TAL
Author_xml – fullname: ROSTOKER TAL
BookMark eNqNy70KwjAUhuEMOvh3D-cGClpBdFUUJxcV3EqInxhIzinJaUvv3g4Ojk7v8rxTM2JhTMzjIly0Eqz6AIqIknrqvL6pS15BdRKFUy9MT6uWsqbGaZPwi4Yb7HryceAtIljz3IxfNmQsvp0ZOh1vh3OBWirk2jowtLpfd6tyuymX-3L9B_kAAY09EQ
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US9128620B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US9128620B23
IEDL.DBID EVB
IngestDate Fri Jul 19 15:14:19 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US9128620B23
Notes Application Number: US201414246479
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150908&DB=EPODOC&CC=US&NR=9128620B2
ParticipantIDs epo_espacenet_US9128620B2
PublicationCentury 2000
PublicationDate 20150908
PublicationDateYYYYMMDD 2015-09-08
PublicationDate_xml – month: 09
  year: 2015
  text: 20150908
  day: 08
PublicationDecade 2010
PublicationYear 2015
RelatedCompanies SANDISK TECHNOLOGIES INC
RelatedCompanies_xml – name: SANDISK TECHNOLOGIES INC
Score 2.9980001
Snippet A data storage device includes a write protection data structure that includes a first set of entries corresponding to a first set of ranges of memory...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
Title Non-volatile memory with write protection data structure with write latency improvements
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150908&DB=EPODOC&locale=&CC=US&NR=9128620B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1La4NAEB5C-ry1tqXpiz0Ub1JrfO1BCmokFGJCE4u3oKsBIdVQLSH_vrNbk-bSXtdlnR2Yx85-8y3Ao5VlhmHqiUIZf8IMcwQloYamYCqepoxpqSp4ZkehOYz019iIO1Bse2EET-hakCOiRTG090b469VvEcsX2Mr6KS1wqHoJZo4vt6djzG6oasu-6wwmY3_syZ7nRFM5fHMo-mFTU1301geYRVvcGAbvLm9KWe1HlOAMDie4WNmcQycvJTjxtg-vSXA8au-7JTgSAE1W42BrhPUFxGFVKuhVUMxlTj44VHZDeD2VrPGkn5OWegH3QDj-k_xQxH595vuTlvzvbEMKUVQQNcL6EkgwmHlDBYWd7xQzj6a7bfWvoFtWZX4NRM20fmbrC97Fg-HZolpmJ4nNaKLShaE-96D35zI3_3y7hVOuYQGwsu-gi8Ln9xiRm_RB6PIbhzaSYw
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ409VFvihrrcw-GGxFpoeyBmBTaVC20sdRwI7DQpEmFRjBN_72zK6296HXZLDuTzGNnv_kW4L6TJLputCOFMv6EGeYISkR1TcFUPI4Z02JV8My6njGYtl8CPajBfNMLI3hCV4IcES2Kob2Xwl8vf4tYjsBWFg_xHIfyp75vOXJ1Osbshqqm7HSt3njkjGzZtq3pRPbeLIp-2NDULnrrPcywO9wYeu9d3pSy3I0o_WPYH-NiWXkCtTSToGFvHl6T4NCt7rslOBAATVbgYGWExSkEXp4p6FVwm4uUfHCo7JrweipZ4Uk_JRX1AspAOP6T_FDEfn2mu5MW_O9sTeaiqCBqhMUZkH7PtwcKbjbcKiacTrZitc6hnuVZegFETbRWYrZnvIsHw3OHaokZRSajkUpnuvrYhOafy1z-8-0OGgPfHYbDZ-_1Co64tgXYyryGOgqS3mB0LuNboddvkRGVVg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Non-volatile+memory+with+write+protection+data+structure+with+write+latency+improvements&rft.inventor=ROSTOKER+TAL&rft.date=2015-09-08&rft.externalDBID=B2&rft.externalDocID=US9128620B2