Method of molding semiconductor package
A method of molding a semiconductor package includes coating liquid molding resin or disposing solid molding resin on a top surface of a semiconductor chip arranged on a substrate. The solid molding resin may include powdered molding resin or sheet-type molding resin. In a case where liquid molding...
Saved in:
Main Authors | , , , |
---|---|
Format | Patent |
Language | English |
Published |
17.02.2015
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A method of molding a semiconductor package includes coating liquid molding resin or disposing solid molding resin on a top surface of a semiconductor chip arranged on a substrate. The solid molding resin may include powdered molding resin or sheet-type molding resin. In a case where liquid molding resin is coated on the top surface of the semiconductor chip, the substrate is mounted between a lower molding and an upper molding, and then melted molding resin is filled in a space between the lower molding and the upper molding. In a case where the solid molding resin is disposed on the top surface of the semiconductor chip, the substrate is mounted on a lower mold and then the solid molding resin is heated and melts into liquid molding resin having flowability. An upper mold is mounted on the lower mold, and melted molding resin is filled in a space between the lower molding and the upper molding. |
---|---|
AbstractList | A method of molding a semiconductor package includes coating liquid molding resin or disposing solid molding resin on a top surface of a semiconductor chip arranged on a substrate. The solid molding resin may include powdered molding resin or sheet-type molding resin. In a case where liquid molding resin is coated on the top surface of the semiconductor chip, the substrate is mounted between a lower molding and an upper molding, and then melted molding resin is filled in a space between the lower molding and the upper molding. In a case where the solid molding resin is disposed on the top surface of the semiconductor chip, the substrate is mounted on a lower mold and then the solid molding resin is heated and melts into liquid molding resin having flowability. An upper mold is mounted on the lower mold, and melted molding resin is filled in a space between the lower molding and the upper molding. |
Author | KIM HEUI-SEOG KO JUN-YOUNG PARK JAE-YONG SONG HO-GEON |
Author_xml | – fullname: KIM HEUI-SEOG – fullname: SONG HO-GEON – fullname: KO JUN-YOUNG – fullname: PARK JAE-YONG |
BookMark | eNrjYmDJy89L5WRQ900tychPUchPU8jNz0nJzEtXKE7NzUzOz0spTS7JL1IoSEzOTkxP5WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcVAVal5qSXxocEWlqZmlkaGTkbGRCgBAEHDKZk |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US8956921B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US8956921B23 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 15:03:38 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US8956921B23 |
Notes | Application Number: US201313836553 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150217&DB=EPODOC&CC=US&NR=8956921B2 |
ParticipantIDs | epo_espacenet_US8956921B2 |
PublicationCentury | 2000 |
PublicationDate | 20150217 |
PublicationDateYYYYMMDD | 2015-02-17 |
PublicationDate_xml | – month: 02 year: 2015 text: 20150217 day: 17 |
PublicationDecade | 2010 |
PublicationYear | 2015 |
RelatedCompanies | SAMSUNG ELECTRONICS CO., LTD |
RelatedCompanies_xml | – name: SAMSUNG ELECTRONICS CO., LTD |
Score | 2.9745047 |
Snippet | A method of molding a semiconductor package includes coating liquid molding resin or disposing solid molding resin on a top surface of a semiconductor chip... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Method of molding semiconductor package |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150217&DB=EPODOC&locale=&CC=US&NR=8956921B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR3LSsNAcChV1JtWxfpiDxJPwabNozkEIS-KkLbYRnor2UegFJPSRPx9Z9e0etHbsguzOwPz2nkBPNBcuBbtZ7pLOdPNnNo65Y6l0x76Ak6eWQNbViMnY3uUmi8La9GC1a4WRvUJ_VTNEZGjGPJ7reT15ucTK1S5ldUTXeFW-RzPvVBrvGO0btDE1kLfi6aTcBJoQeClM2386g3RD3D7ho_S-gCtaEcyQ_Tmy6KUzW-NEp_C4RSBFfUZtETRgeNgN3itA0dJE-_GZcN61Tk8JmrWMylz8v4dMSKVTGwvC9mxtdwSxGONwuECSBzNg5GONy732C3T2f5tg0too9MvroD0LEFdkwmDcwNVBhtyIx-wDM0VzszMYV3o_gnm-p-zGziRZJJ5x4ZzC-16-yHuUK3W9F4R5Atefn3F |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR3LSsNAcChVrDetivWZg8RTsGlezSEIeRG1SYtNpLeQ3SRQiklpIv6-szGtXvS27MLszsC8dl4AdyTPdIWMEkEnKRXknKgCSTVFIEP0BbQ8USSVVSP7gepF8vNCWXRgua2FafqEfjbNEZGjKPJ73cjr9c8nlt3kVlYPZIlb5aMbGjbfesdo3aCJzdum4cym9tTiLcuI5nzwaozRD9BHoonSeg8tbI0xg_NmsqKU9W-N4h7B_gyBFfUxdLKiDz1rO3itDwd-G-_GZct61Qnc-82sZ67MuffviBFXscT2smAdW8sNh3isUDicAuc6oeUJeGO8wy6O5ru3SWfQRac_OwduqGREl2kmpqmIKoOOUzGXaILmSkrlRKMDGPwJ5uKfs1voeaE_iSdPwcslHDKSsRxkUbuCbr35yK5RxdbkpiHOF28jgLg |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+of+molding+semiconductor+package&rft.inventor=KIM+HEUI-SEOG&rft.inventor=SONG+HO-GEON&rft.inventor=KO+JUN-YOUNG&rft.inventor=PARK+JAE-YONG&rft.date=2015-02-17&rft.externalDBID=B2&rft.externalDocID=US8956921B2 |