Process for semiconductor circuit
A semiconductor process for forming specific pattern features comprising the steps of forming a target layer, a hard mask layer and a plurality of equally spaced-apart core bodies on a substrate, forming spacers on sidewalls of the core bodies, removing the core bodies so that the spacers are spaced...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
11.11.2014
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A semiconductor process for forming specific pattern features comprising the steps of forming a target layer, a hard mask layer and a plurality of equally spaced-apart core bodies on a substrate, forming spacers on sidewalls of the core bodies, removing the core bodies so that the spacers are spaced-apart on the hard mask layer, using spacers as a mask to pattern the hard mask layer, removing the hard mask bodies outside of a predetermined region, forming photoresists on several outermost hard mask bodies of the predetermined region, and using the photoresists and remaining hard mask bodies as a mask to pattern the target layer. |
---|---|
AbstractList | A semiconductor process for forming specific pattern features comprising the steps of forming a target layer, a hard mask layer and a plurality of equally spaced-apart core bodies on a substrate, forming spacers on sidewalls of the core bodies, removing the core bodies so that the spacers are spaced-apart on the hard mask layer, using spacers as a mask to pattern the hard mask layer, removing the hard mask bodies outside of a predetermined region, forming photoresists on several outermost hard mask bodies of the predetermined region, and using the photoresists and remaining hard mask bodies as a mask to pattern the target layer. |
Author | LIN SHUNG MIYAWAKI YOSHIKAZU WANG ZIH-SONG |
Author_xml | – fullname: WANG ZIH-SONG – fullname: MIYAWAKI YOSHIKAZU – fullname: LIN SHUNG |
BookMark | eNrjYmDJy89L5WRQDCjKT04tLlZIyy9SKE7NzUzOz0spTS4B8pIzi5JLM0t4GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakl8aLCFhYWxmbGZk5ExEUoAP1UnpA |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US8883636B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US8883636B23 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 14:46:10 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US8883636B23 |
Notes | Application Number: US201213612725 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20141111&DB=EPODOC&CC=US&NR=8883636B2 |
ParticipantIDs | epo_espacenet_US8883636B2 |
PublicationCentury | 2000 |
PublicationDate | 20141111 |
PublicationDateYYYYMMDD | 2014-11-11 |
PublicationDate_xml | – month: 11 year: 2014 text: 20141111 day: 11 |
PublicationDecade | 2010 |
PublicationYear | 2014 |
RelatedCompanies | LIN SHU-CHENG MIYAWAKI YOSHIKAZU WANG ZIH-SONG POWERCHIP TECHNOLOGY CORPORATION |
RelatedCompanies_xml | – name: LIN SHU-CHENG – name: MIYAWAKI YOSHIKAZU – name: WANG ZIH-SONG – name: POWERCHIP TECHNOLOGY CORPORATION |
Score | 2.9653976 |
Snippet | A semiconductor process for forming specific pattern features comprising the steps of forming a target layer, a hard mask layer and a plurality of equally... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Process for semiconductor circuit |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20141111&DB=EPODOC&locale=&CC=US&NR=8883636B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LSwMxEB5KFfWmVbG-WEH2tsgm--phEfZFEfrAdqW3kqQb2Mu2dLf07zsJ2-pFb3nAJBmYVzLzBeBVrDzfYY6wJCPcclxGLV6suEVcKSilkjCNwDcae8Pc-Vi4iw6Uh1oYjRO61-CIKFEC5b3R-nrzc4mV6NzK-o2XOLR-z-ZhYrbRse0oDWAmUZhOJ8kkNuM4zGfm-DPEQI961ItQW58oL1rB7KdfkSpK2fy2KNklnE6RWNVcQaeoenAeHz5e68HZqH3vxmYrevU1vLQp_QZ6mUatUtrXlcJqxZ4ot2JXNjdgZOk8Hlq41vJ4rmU-O-6K3kIXw_3iDowBLyRKBZODAEMj6QWBjczzCWHEd5lw-9D_k8z9P3MPcKEYpOrobPsRus12VzyhQW34s2bFN-pfe0I |
link.rule.ids | 230,309,786,891,25594,76903 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFOebTsXNrwrStyJt-rWHIrRdqbp2w7Wyt5FmLfSlG2uH_76X0E1f9C0fcEkO7pJfcvcLwBNbmZZOdaYUVMsU3aBEyfJVpmhGwQghhUYFA18Um2Gqvy2MRQfKfS6M4An9EuSIaFEM7b0R_nrzc4nli9jK-jkrsWn9EiSOL7foWNW5B5B91xnPpv7Ukz3PSedy_OEg0CMmMV301kcWIkKBlD5dnpSy-b2jBGdwPENhVXMOnbzqQ8_bf7zWh5Oofe_GYmt69QU8tiH9Ep4ypZqHtK8rztWKNVZu2a5sLkEKxokXKjjW8rCuZTo_zIpcQRfhfn4N0ijLC7QKWoxshEaFadsqKs_SNKpZBmXGAAZ_ihn-0_cAvTCJJsvJa_x-A6dcWTynTlVvodtsd_kdbq5Ndi_U8g3S6X4s |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Process+for+semiconductor+circuit&rft.inventor=WANG+ZIH-SONG&rft.inventor=MIYAWAKI+YOSHIKAZU&rft.inventor=LIN+SHUNG&rft.date=2014-11-11&rft.externalDBID=B2&rft.externalDocID=US8883636B2 |