Embedded logic analyzer functionality for system level environments
An electronic design automation system merges embedded logic analyzer technology with system level design and analysis technology. Embedded logic analyzers provide hardware to allow board-level signal capture and subsequent analysis of test devices programmed with a hardware design generated using e...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
02.08.2011
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | An electronic design automation system merges embedded logic analyzer technology with system level design and analysis technology. Embedded logic analyzers provide hardware to allow board-level signal capture and subsequent analysis of test devices programmed with a hardware design generated using electronic design automation. System level environments provide interactive tools for entering, modeling, simulating and analyzing multi-domain systems such as DSP designs. Typically, a user enters a system level design as a block diagram, including embedded logic analyzer blocks. The user inserts such blocks at nodes in the design where he or she wishes to capture signals to verify the design. |
---|---|
AbstractList | An electronic design automation system merges embedded logic analyzer technology with system level design and analysis technology. Embedded logic analyzers provide hardware to allow board-level signal capture and subsequent analysis of test devices programmed with a hardware design generated using electronic design automation. System level environments provide interactive tools for entering, modeling, simulating and analyzing multi-domain systems such as DSP designs. Typically, a user enters a system level design as a block diagram, including embedded logic analyzer blocks. The user inserts such blocks at nodes in the design where he or she wishes to capture signals to verify the design. |
Author | MOLSON PHILIPPE D'SOUZA MARIA |
Author_xml | – fullname: MOLSON PHILIPPE – fullname: D'SOUZA MARIA |
BookMark | eNqNyksKwjAURuEMdOBrD3cDgkWodGqpOFfHJSZ_SyC5tySxEFevAxfg6PDBWasFC2Ol2i48YS0seRmdIc3alzciDS822cmXLhcaJFIqKSOQxwxP4NlF4QDOaauWg_YJu183ii7dvb3uMUmPNGkDRu4ft1PTVPWhPlfHP5YPh7U01w |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US7991606B1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US7991606B13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:28:41 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US7991606B13 |
Notes | Application Number: US20030405836 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110802&DB=EPODOC&CC=US&NR=7991606B1 |
ParticipantIDs | epo_espacenet_US7991606B1 |
PublicationCentury | 2000 |
PublicationDate | 20110802 |
PublicationDateYYYYMMDD | 2011-08-02 |
PublicationDate_xml | – month: 08 year: 2011 text: 20110802 day: 02 |
PublicationDecade | 2010 |
PublicationYear | 2011 |
RelatedCompanies | ALTERA CORPORATION |
RelatedCompanies_xml | – name: ALTERA CORPORATION |
Score | 2.821761 |
Snippet | An electronic design automation system merges embedded logic analyzer technology with system level design and analysis technology. Embedded logic analyzers... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
Title | Embedded logic analyzer functionality for system level environments |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110802&DB=EPODOC&locale=&CC=US&NR=7991606B1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd40KtYXe5DcgrHZpPYQhGwSitAHtpXeStKdQEHT0kQEf72z26b2otddGHYH5vXtzLcA99yVSTP1pJXyp8ziru1Y7babWUmCHlUTtKXxjm7P64z5y8Sd1GBezcJontAvTY5IFjUjey-1v17-glih7q0sHtI5LS2e45EfmrKC-9ToqBkGfjToh31hCuGPh2bv1W-pPMj2AiqU9lQWrWj2o7dADaUsdyNKfAL7AxKWl6dQw9yAI1F9vGbAYXfz3m3AgW7QnBW0uDHC4gxE9JEi-QvJtN9iieIV-cYVUzFqDe1Ras0oG2Vrnmb2rjqD2O5M2zmwOBqJjkXnmm51MB0PtzdwLqCeL3K8BIYO2WMre-QuSi6p0vUcVF9pINoyy2ynAY0_xVz9s3cNxxV2ajdvoF6uPvGWgm-Z3mm1_QBowopO |
link.rule.ids | 230,309,786,891,25594,76903 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KfdSbRsX63IPkFozNo_YQhG4SojZpsYn0VpLuBgqaljYi-Oud3Ta1F73uwrA7MI_v25lZgFvTYmkrs5mWmQ-5Zlq6oXU6Vq6lKbcRTeCW5DvCyA4S83lkjWowrXph5JzQLzkcES1qgvZeSn89_yWxXFlbubzLprg0e_Rjx1VZRfeJ1lHV7TreoO_2qUqpkwzV6NVpizxIt7sIlHbaiAglUnrriqaU-XZE8Q9hd4DCivIIarxQoEGrj9cU2A_X790K7MkCzckSF9dGuDwG6n1kHP0FI9JvkVTMFfnmCyJi1Iraw9SaYDZKVnOaybuoDCLbPW0nQHwvpoGG5xpvdDBOhpsbGKdQL2YFPwPCDbTHdn5vWpyZDJGubXDxlQbnOstz3WhC808x5__s3UAjiMPeuPcUvVzAQcWj6q1LqJeLT36FgbjMrqUKfwAFx404 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Embedded+logic+analyzer+functionality+for+system+level+environments&rft.inventor=MOLSON+PHILIPPE&rft.inventor=D%27SOUZA+MARIA&rft.date=2011-08-02&rft.externalDBID=B1&rft.externalDocID=US7991606B1 |