Semiconductor memory device and semiconductor integrated circuit system
In a semiconductor memory device including resistance change memory devices, when a resistance change memory device is in standby mode, the two terminals of the resistance change memory device, i.e., a bit line and a source line, are set at a precharge potential Vp, respectively. At the time of a se...
Saved in:
Main Authors | , , , |
---|---|
Format | Patent |
Language | English |
Published |
14.04.2009
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | In a semiconductor memory device including resistance change memory devices, when a resistance change memory device is in standby mode, the two terminals of the resistance change memory device, i.e., a bit line and a source line, are set at a precharge potential Vp, respectively. At the time of a set operation, the bit line is set to a set voltage Vd, which is higher than the precharge potential Vp, while the source line is grounded. At the time of a reset operation, bit line is grounded, while the source line is set to the set voltage Vd. At the time of a data-read operation, the source line is grounded by a read bias generation circuit, while the potential of the bit line is kept at the precharge potential Vp. |
---|---|
AbstractList | In a semiconductor memory device including resistance change memory devices, when a resistance change memory device is in standby mode, the two terminals of the resistance change memory device, i.e., a bit line and a source line, are set at a precharge potential Vp, respectively. At the time of a set operation, the bit line is set to a set voltage Vd, which is higher than the precharge potential Vp, while the source line is grounded. At the time of a reset operation, bit line is grounded, while the source line is set to the set voltage Vd. At the time of a data-read operation, the source line is grounded by a read bias generation circuit, while the potential of the bit line is kept at the precharge potential Vp. |
Author | YAMAMOTO YASUE KIKUKAWA HIROHITO SHIRAHAMA MASANORI AGATA YASUHIRO |
Author_xml | – fullname: YAMAMOTO YASUE – fullname: KIKUKAWA HIROHITO – fullname: SHIRAHAMA MASANORI – fullname: AGATA YASUHIRO |
BookMark | eNrjYmDJy89L5WRwD07NzUzOz0spTS7JL1LITc3NL6pUSEkty0xOVUjMS1EoRpHPzCtJTS9KLElNUUjOLEouzSxRKK4sLknN5WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHB5qaGFpYGxk5GxkQoAQCboDZ5 |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US7518903B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US7518903B23 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:26:58 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US7518903B23 |
Notes | Application Number: US20070712480 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090414&DB=EPODOC&CC=US&NR=7518903B2 |
ParticipantIDs | epo_espacenet_US7518903B2 |
PublicationCentury | 2000 |
PublicationDate | 20090414 |
PublicationDateYYYYMMDD | 2009-04-14 |
PublicationDate_xml | – month: 04 year: 2009 text: 20090414 day: 14 |
PublicationDecade | 2000 |
PublicationYear | 2009 |
RelatedCompanies | PANASONIC CORPORATION |
RelatedCompanies_xml | – name: PANASONIC CORPORATION |
Score | 2.7382946 |
Snippet | In a semiconductor memory device including resistance change memory devices, when a resistance change memory device is in standby mode, the two terminals of... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | INFORMATION STORAGE PHYSICS STATIC STORES |
Title | Semiconductor memory device and semiconductor integrated circuit system |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090414&DB=EPODOC&locale=&CC=US&NR=7518903B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV07T8MwED5V5blBAVFe8oCyVSS1m7RDhNSkpULqQ6RB3arY8ZCBpEpSIf49Z9MEGGDxYEsn29I97PvuO4D7Lu_alOLrJOpHTodRR3Z4FweMnSPHlALNoapGns7sScieV71VA5KqFkbzhL5rckTUKIH6Xmp7vfn-xPI1trJ44AlOZY_jpesb1et4YDKLGf7QHS3m_twzPM8NA2P24qrswsCkQ7TWeyqKVjT7o9ehKkrZ_PQo4xPYX6CwtDyFhkxbcORVjddacDjd5btbcKABmqLAyZ0SFmfwFChAe5YqptYsJ28KK_tBYql0nkRpTIpf6zUhRExEkottUpIv-uZzIOPR0pt0cG_r-h7WYVCfgl5AM81SeQkEIxxLCNthEbeZbrlJHdrjPJaRLWncb0P7TzFX_6xdw3GVObHYDTTLfCtv0QGX_E5f3Sek0IvB |
link.rule.ids | 230,309,786,891,25594,76903 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV07T8MwED5V5VE2KCDK0wPKVpHWbtIOEVKTlgJ9iSaoWxU7HjKQVE0qxL_nbJoCAywefJJln_Sdfb677wBum7xpUYreSdgO7TqjtqzzJg74dg5tUwo0h6oaeTS2BgF7mrfmJYiLWhjNE_quyRERUQLxnmt7vfz-xPJ0bmV2x2OcSu_7vuMZhXfcMVmDGV7X6U0n3sQ1XNcJZsb4xVHRhY5Ju2itd2z0CLWn9NpVRSnLnzdK_xB2p7hYkh9BSSZVqLhF47Uq7I828e4q7OkETZHh5AaE2TE8zFRCe5ooptZ0Rd5UruwHiaTCPAmTiGS_5FtCiIiIeCXWcU6-6JtPgPR7vjuo494WWz0sgtn2FPQUykmayDMg-MJpCGHZLOQW0y03qU1bnEcytCSN2jWo_bnM-T-yG6gM_NFwMXwcP1_AQRFFabBLKOertbzCyzjn11qNn1Lxjqs |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+memory+device+and+semiconductor+integrated+circuit+system&rft.inventor=YAMAMOTO+YASUE&rft.inventor=KIKUKAWA+HIROHITO&rft.inventor=SHIRAHAMA+MASANORI&rft.inventor=AGATA+YASUHIRO&rft.date=2009-04-14&rft.externalDBID=B2&rft.externalDocID=US7518903B2 |