Memory address generating circuit and memory controller using the same
Provided are a memory address generating circuit through which a user can freely select a method of generating an address of a memory according to an environment in which the memory is applied, and a memory controller including the memory address generating circuit. The memory address generating cir...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
05.02.2008
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Provided are a memory address generating circuit through which a user can freely select a method of generating an address of a memory according to an environment in which the memory is applied, and a memory controller including the memory address generating circuit. The memory address generating circuit includes a CAS address selecting circuit and an RAS address selecting circuit. The CAS address selecting circuit outputs a CAS address signal using N (N is an integer) column address signals and M (M is an integer) CAS address select signals. The RAS address selecting circuit which outputs an RAS address signal using K (K is an integer) row address signals and L (L is an integer) RAS address select signals. The memory address generating circuit controls the CAS address select signals and the RAS address select signals to perform a memory mapping most suitable for a system in which the memory is used. |
---|---|
AbstractList | Provided are a memory address generating circuit through which a user can freely select a method of generating an address of a memory according to an environment in which the memory is applied, and a memory controller including the memory address generating circuit. The memory address generating circuit includes a CAS address selecting circuit and an RAS address selecting circuit. The CAS address selecting circuit outputs a CAS address signal using N (N is an integer) column address signals and M (M is an integer) CAS address select signals. The RAS address selecting circuit which outputs an RAS address signal using K (K is an integer) row address signals and L (L is an integer) RAS address select signals. The memory address generating circuit controls the CAS address select signals and the RAS address select signals to perform a memory mapping most suitable for a system in which the memory is used. |
Author | LIM MIN-SOO |
Author_xml | – fullname: LIM MIN-SOO |
BookMark | eNrjYmDJy89L5WRw803NzS-qVEhMSSlKLS5WSE_NSy1KLMnMS1dIzixKLs0sUUjMS1HIhahKzs8rKcrPyUktUigtBqkpyUhVKE7MTeVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJQHNL4kODzY2NzM0MzZ2MjIlQAgAVpzVy |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US7327617B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US7327617B23 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 16:02:13 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US7327617B23 |
Notes | Application Number: US20060349860 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080205&DB=EPODOC&CC=US&NR=7327617B2 |
ParticipantIDs | epo_espacenet_US7327617B2 |
PublicationCentury | 2000 |
PublicationDate | 20080205 |
PublicationDateYYYYMMDD | 2008-02-05 |
PublicationDate_xml | – month: 02 year: 2008 text: 20080205 day: 05 |
PublicationDecade | 2000 |
PublicationYear | 2008 |
RelatedCompanies | SAMSUNG ELECTRONICS CO., LTD |
RelatedCompanies_xml | – name: SAMSUNG ELECTRONICS CO., LTD |
Score | 2.7000895 |
Snippet | Provided are a memory address generating circuit through which a user can freely select a method of generating an address of a memory according to an... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | INFORMATION STORAGE PHYSICS STATIC STORES |
Title | Memory address generating circuit and memory controller using the same |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080205&DB=EPODOC&locale=&CC=US&NR=7327617B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3da8IwED_Efb5tbmPuizyMvpWVNl3bhzKwH8igKlOHb5I2mRS0iq2M_fe7xOr2sr0mISQHd7lf7nd3AI88cxm1XUP3qGxhRj1HZy43dIlFUtv5oFwF2pPec3dMXyf2pAH5LhdG1Qn9VMURUaMy1PdK2evVzydWqLiV5VOa49DyJR75obZDxy56P7YWdvxo0A_7gRYE_nio9d58xzIRsDsdtNYH0ouWZfaj945MSln9flHiMzgc4GZFdQ4NUbTgJNg1XmvBcVLHu1twpAiaWYmDtRKWFxAnkh37RdBmSKxMZqpytKQvkyxfZ5u8IqzgZLFdVXPR52JNJMd9RtDjIyVbiEsgcTQKujoebboXw3Q83F_CuoJmsSzENZCMeYaFCNcWrkmFxxnl3GKp4JYjvzedNrT_3Obmn7lbON1SI0zdsO-gWa034h7f3yp9UJL7BjDMis4 |
link.rule.ids | 230,309,786,891,25594,76903 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8Q_MA3RY342Qezt0XCOjseFhM2FlQGRMDwRrq1kCUyCBsx_vdey4e-6GvbXHpN7trf9Xd3APcidji1napZp6qFGa0zkzuiaiosEtlsQoX-aA87j60hfRnZowIk21wYXSf0UxdHRIuK0d5z7a8XP0EsX3Mrs4cowaH5UzBwfWOLjh18_diG33Cbva7f9QzPc4d9o_PmMquGgJ010FvvMUSEGim9N1RSyuL3jRIcw34PhaX5CRRkWoaSt228VobDcPPfXYYDTdCMMxzcGGF2CkGo2LFfBH2GwspkqitHK_oyiZNlvEpywlNBZutVGy76h1wSxXGfEnzxkYzP5BmQoDnwWiZubbw7hvGwv1PCOodiOk_lBZCYozKIcG3p1KisC06FsHgkhcVUeJNVoPKnmMt_5u6g1BqE7XH7ufN6BUdrmkTNrNrXUMyXK3mDd3Ee3epT_AbTno24 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Memory+address+generating+circuit+and+memory+controller+using+the+same&rft.inventor=LIM+MIN-SOO&rft.date=2008-02-05&rft.externalDBID=B2&rft.externalDocID=US7327617B2 |