Data processing processor

A bus arbitration apparatus for an image processing processor is operable such that when a channel having a high necessity of a real-time processing operation issues a bus use request, a bus use permission is not given to another channel having a low necessity of a real-time processing operation. Th...

Full description

Saved in:
Bibliographic Details
Main Authors HASE MASARU, YAMATO TETSUYA, YAMADA HIROSHI, SUGITA NORIHIKO, HORI TOYOKAZU
Format Patent
LanguageEnglish
Published 13.09.2005
Edition7
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Abstract A bus arbitration apparatus for an image processing processor is operable such that when a channel having a high necessity of a real-time processing operation issues a bus use request, a bus use permission is not given to another channel having a low necessity of a real-time processing operation. The bus arbitrator of the data includes a timer for counting down use permission time with respect to the channel having the high necessity of the real-time processing operation, and a register for the channel having the low necessity of the real-time processing operation. A value larger than a maximum value of the timer is set to the value of the register. In the bus arbitration, the value of the register is compared with that of the timer, and then the bus use permission is given to a channel having the small value.
AbstractList A bus arbitration apparatus for an image processing processor is operable such that when a channel having a high necessity of a real-time processing operation issues a bus use request, a bus use permission is not given to another channel having a low necessity of a real-time processing operation. The bus arbitrator of the data includes a timer for counting down use permission time with respect to the channel having the high necessity of the real-time processing operation, and a register for the channel having the low necessity of the real-time processing operation. A value larger than a maximum value of the timer is set to the value of the register. In the bus arbitration, the value of the register is compared with that of the timer, and then the bus use permission is given to a channel having the small value.
Author HORI TOYOKAZU
YAMATO TETSUYA
HASE MASARU
SUGITA NORIHIKO
YAMADA HIROSHI
Author_xml – fullname: HASE MASARU
– fullname: YAMATO TETSUYA
– fullname: YAMADA HIROSHI
– fullname: SUGITA NORIHIKO
– fullname: HORI TOYOKAZU
BookMark eNrjYmDJy89L5WSQdEksSVQoKMpPTi0uzsxLhzHzi3gYWNMSc4pTeaE0N4OCm2uIs4duakF-fGpxQWJyal5qSXxosJmliYmZpZmTkTERSgDB_SR_
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
Edition 7
ExternalDocumentID US6944696B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US6944696B23
IEDL.DBID EVB
IngestDate Fri Jul 19 12:00:25 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US6944696B23
Notes Application Number: US20030673851
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050913&DB=EPODOC&CC=US&NR=6944696B2
ParticipantIDs epo_espacenet_US6944696B2
PublicationCentury 2000
PublicationDate 20050913
PublicationDateYYYYMMDD 2005-09-13
PublicationDate_xml – month: 09
  year: 2005
  text: 20050913
  day: 13
PublicationDecade 2000
PublicationYear 2005
RelatedCompanies RENESAS TECHNOLOGY CORP
RelatedCompanies_xml – name: RENESAS TECHNOLOGY CORP
Score 2.6271927
Snippet A bus arbitration apparatus for an image processing processor is operable such that when a channel having a high necessity of a real-time processing operation...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Data processing processor
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050913&DB=EPODOC&locale=&CC=US&NR=6944696B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1Ja4NAFH6EdL21tiWmCx6Kt6GaGbUepOCohEIWmlhyC-pYyCWRaOnf75tJTHtpb8MbeLPA95aZtwA8esKzHBS-RBadJMwtbZIPhEMK12Hiw0dpmMvc4dHYHabsdeEsOrBqc2FUndAvVRwREVUg3hslr6ufR6xIxVbWT_kKSZuXZB5EZusdS_VHzSgM4ukkmnCT8yCdmeO3wPXR7_HdEKX1EVrRngRD_B7KpJTqt0ZJLuB4iszWzSV0yrUGZ7xtvKbB6Wj_363BiQrQLGok7kFYX4EeZU1mVLsIf9Q87XCzvQYjied8SHC15eFky3R22Be9gS46_GUPDErRLBtYaLiUgmWe9SwKu_AztPyZoE5m66D_yab_z9wtnKvCo7IBAr2DbrP9LO9RpTb5g7qMb_D8eds
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1JT4NAFH5p6lJvihpx5WC4EaHDIgdiwhbUQhsLpjcCDE16aZuC8e_7ZizVi94mb5I3S_K9ZeYtAPcWtVQDha_Cik4qullrSjmkhlKZhk7nNkrDkuUOx4kZZfrLzJj1YNHlwvA6oZ-8OCIiqkK8t1xer38esXweW9k8lAskrZ7C1PHlzjtm6o_IvusEk7E_9mTPc7KpnLw5po1-j226KK330MK2GBiCd5clpax_a5TwGPYnyGzZnkCvXgow8LrGawIcxtv_bgEOeIBm1SBxC8LmFES_aAtp_R3hj5qnG642ZyCFQepFCq6W706WZ9Pdvsg59NHhry9AIgTNsqGKhktN9cJSH2mlVXaBlr9OiVFoIoh_srn8Z-4OBlEaj_LRc_J6BUe8CClrhkCuod9uPuobVK9tecsv5gvSbXzO
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Data+processing+processor&rft.inventor=HASE+MASARU&rft.inventor=YAMATO+TETSUYA&rft.inventor=YAMADA+HIROSHI&rft.inventor=SUGITA+NORIHIKO&rft.inventor=HORI+TOYOKAZU&rft.date=2005-09-13&rft.externalDBID=B2&rft.externalDocID=US6944696B2