Thin film transistor with an increased switching rate

A thin film transistor arranged in a matrix array with a strip type gate address line and a source signal line, comprising: an insulating layer formed on the gate address line; a semiconductor layer formed on the insulating layer, which serves as a channel conductive layer; the source signal line fo...

Full description

Saved in:
Bibliographic Details
Main Authors SOHN; JEONGHA, BAE; BYUNGSEONG
Format Patent
LanguageEnglish
Published 21.09.1993
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A thin film transistor arranged in a matrix array with a strip type gate address line and a source signal line, comprising: an insulating layer formed on the gate address line; a semiconductor layer formed on the insulating layer, which serves as a channel conductive layer; the source signal line formed passing by one side of the channel layer; a first drain electrode arranged in parallel with, and spaced from, said source signal line; and at least one pixel electrode connected to any one side of the drain electrode.
Bibliography:Application Number: US19920825256