IMPEDANCE MATCHING CIRCUIT AND METHOD
An impedance matching circuit is provided. The impedance matching circuit includes a reference voltage generator configured to generate a reference voltage. A code generator is configured to generate a first calibration code by comparing the reference voltage with a first voltage associated with a f...
Saved in:
| Main Author | |
|---|---|
| Format | Patent |
| Language | English |
| Published |
12.09.2024
|
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | An impedance matching circuit is provided. The impedance matching circuit includes a reference voltage generator configured to generate a reference voltage. A code generator is configured to generate a first calibration code by comparing the reference voltage with a first voltage associated with a first node and a second calibration code by comparing the reference voltage with a second voltage associated with a second node. A first resistance unit is configured to supply the first voltage to the first node in response to the first calibration code to calibrate its resistance to be equal to a reference resistance. A second resistance unit is configured to supply the second voltage to the second node in response to the second calibration code to thereby calibrate its resistance to the reference resistance. |
|---|---|
| AbstractList | An impedance matching circuit is provided. The impedance matching circuit includes a reference voltage generator configured to generate a reference voltage. A code generator is configured to generate a first calibration code by comparing the reference voltage with a first voltage associated with a first node and a second calibration code by comparing the reference voltage with a second voltage associated with a second node. A first resistance unit is configured to supply the first voltage to the first node in response to the first calibration code to calibrate its resistance to be equal to a reference resistance. A second resistance unit is configured to supply the second voltage to the second node in response to the second calibration code to thereby calibrate its resistance to the reference resistance. |
| Author | Wen, Chin-Hua |
| Author_xml | – fullname: Wen, Chin-Hua |
| BookMark | eNrjYmDJy89L5WRQ9fQNcHVx9HN2VfB1DHH28PRzV3D2DHIO9QxRcPRzUfB1DfHwd-FhYE1LzClO5YXS3AzKbq5A1bqpBfnxqcUFicmpeakl8aHBRgZGJsYGpkbmZo6GxsSpAgD9nSW0 |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences |
| ExternalDocumentID | US2024305276A1 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_US2024305276A13 |
| IEDL.DBID | EVB |
| IngestDate | Fri Oct 18 05:53:44 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_US2024305276A13 |
| Notes | Application Number: US202418608722 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240912&DB=EPODOC&CC=US&NR=2024305276A1 |
| ParticipantIDs | epo_espacenet_US2024305276A1 |
| PublicationCentury | 2000 |
| PublicationDate | 20240912 |
| PublicationDateYYYYMMDD | 2024-09-12 |
| PublicationDate_xml | – month: 09 year: 2024 text: 20240912 day: 12 |
| PublicationDecade | 2020 |
| PublicationYear | 2024 |
| RelatedCompanies | Taiwan Semiconductor Manufacturing Company, Ltd |
| RelatedCompanies_xml | – name: Taiwan Semiconductor Manufacturing Company, Ltd |
| Score | 3.5656655 |
| Snippet | An impedance matching circuit is provided. The impedance matching circuit includes a reference voltage generator configured to generate a reference voltage. A... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | BASIC ELECTRONIC CIRCUITRY ELECTRICITY IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS RESONATORS |
| Title | IMPEDANCE MATCHING CIRCUIT AND METHOD |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240912&DB=EPODOC&locale=&CC=US&NR=2024305276A1 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-LHlILat2LtssY-FOmSllXoB1srextNW0GQbbiK_76X0Ome9pbkyOWDXC6_JHcHcF-QwjKFUyEsEaZBKHUM-RhmSL8fNtYpRCGBYhTb45y8zoazDnxubGGUn9Af5RwRJapEeW_Ufr36v8Ti6m_l-lF8YNHyJchcrrfoGNWT82TpfOT6acITpjPm5lM9nigaLm2L2h5ipT08SFMpD_7bSNqlrLaVSnAM-ynyWzQn0KkXPThkm9hrPTiI2idvTLbStz6FhzBKfS6jyWiRlzF50aSxcMLyMNO8mGuRn40TfgZ3gY9UA9ub_w1vnk-3Ozc4hy4C__oCtIFdUxl_BZV-Td6fSzxhllVpEiIIrQpCLqG_i9PVbvI1HMmsocIh9KHbfH3XN6hgG3Gr5uUXdLh5Pg |
| link.rule.ids | 230,309,783,888,25576,76876 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFOebTsXp1ILat2LtYmsfinRJS6vrB1sreyv9EgSZw1X8972ETve0t5Ajn-Ry97tL7gBucpJramFWCEsKVSGGYSrcGabwuB86tsmLnAPFINS9lDzPH-Yd-Fj_hRFxQn9EcETkqBL5vRH39fLfiMXE28rVXfGOVZ9PbmIxuUXHKJ7Me01mY8uJIxZRmVIrncnhVNDwaGuGbiNW2kEl2-D84LyO-b-U5aZQcQ9gN8b-Fs0hdOpFH3p0nXutD3tB6_LGYst9qyO49YPYYTybjBTYCeWGJon6U5r6iWSHTAqcxIvYMVy7DlIVHC_7W16WzjYnNzqBLgL_-hSkkV4bPP8KCv2avD2WqGGWVakSUhCjygkZwHBbT2fbyVfQ85Jgkk388OUc9jlJEakRhtBtvr7rCxS2TXEp9ugXTzB8MQ |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=IMPEDANCE+MATCHING+CIRCUIT+AND+METHOD&rft.inventor=Wen%2C+Chin-Hua&rft.date=2024-09-12&rft.externalDBID=A1&rft.externalDocID=US2024305276A1 |