3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH METAL LAYERS AND MEMORY CELLS

3D semiconductor device including: a first level including a first single crystal layer and first transistors, and at least one first metal layer-which includes interconnects between the first transistors forming control circuits-which overlays the first single crystal layer; second metal layer over...

Full description

Saved in:
Bibliographic Details
Main Author Or-Bach, Zvi
Format Patent
LanguageEnglish
Published 25.07.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract 3D semiconductor device including: a first level including a first single crystal layer and first transistors, and at least one first metal layer-which includes interconnects between the first transistors forming control circuits-which overlays the first single crystal layer; second metal layer overlaying first metal layer; a second level including second transistors, first memory cells and overlaying second metal layer; a third level including third transistors (at least one includes a polysilicon channel), second memory cells (each including at least one third transistor and cell is partially disposed atop control circuits) and overlaying the second level; control circuits control data written to second memory cells and include at least one sense amplifier; third metal layer disposed above third level; fourth metal layer includes global power distribution grid, has a thickness at least twice the second metal layer, disposed above third metal layer; fourth level includes single-crystal silicon, atop fourth metal layer.
AbstractList 3D semiconductor device including: a first level including a first single crystal layer and first transistors, and at least one first metal layer-which includes interconnects between the first transistors forming control circuits-which overlays the first single crystal layer; second metal layer overlaying first metal layer; a second level including second transistors, first memory cells and overlaying second metal layer; a third level including third transistors (at least one includes a polysilicon channel), second memory cells (each including at least one third transistor and cell is partially disposed atop control circuits) and overlaying the second level; control circuits control data written to second memory cells and include at least one sense amplifier; third metal layer disposed above third level; fourth metal layer includes global power distribution grid, has a thickness at least twice the second metal layer, disposed above third metal layer; fourth level includes single-crystal silicon, atop fourth metal layer.
Author Or-Bach, Zvi
Author_xml – fullname: Or-Bach, Zvi
BookMark eNrjYmDJy89L5WTwMHZRCHb19XT293MJdQ7xD1JwcQ3zdHZVcPQDSoQEAcVCg1wVwj1DPBR8XUMcfRR8HCNdg4LB8r6uvv5BkQrOrj4-wTwMrGmJOcWpvFCam0HZzTXE2UM3tSA_PrW4IDE5NS-1JD402MjAyMTI1MDQzNjR0Jg4VQDO9i9b
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2024250163A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2024250163A13
IEDL.DBID EVB
IngestDate Fri Aug 23 06:53:01 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2024250163A13
Notes Application Number: US202418429202
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240725&DB=EPODOC&CC=US&NR=2024250163A1
ParticipantIDs epo_espacenet_US2024250163A1
PublicationCentury 2000
PublicationDate 20240725
PublicationDateYYYYMMDD 2024-07-25
PublicationDate_xml – month: 07
  year: 2024
  text: 20240725
  day: 25
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies Monolithic 3D Inc
RelatedCompanies_xml – name: Monolithic 3D Inc
Score 3.5493784
Snippet 3D semiconductor device including: a first level including a first single crystal layer and first transistors, and at least one first metal layer-which...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
Title 3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH METAL LAYERS AND MEMORY CELLS
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240725&DB=EPODOC&locale=&CC=US&NR=2024250163A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3da8IwED_Efb5tbmMfbgQ2-lamtdbuQUZNI3X0Q_rh9EmStsJgVJkd-_d3Dbr55GPuwpEcXO4uufsF4GmB6VYVeaqtTOeqztGk0CkIlRupZi5EK-cSrNrzDSfR36bdaQ0-t70wEif0R4IjokWlaO-lPK9X_5dYtqytXD-LDyQtX4dx31Y22bGE--oq9qDPxoEdUIXSfhIpfih56O0x-rAwVzqoAukKaZ9NBlVfymrXqQzP4HCM8oryHGp50YATuv17rQHH3ubJuwFHskYzXSNxY4frC3A6NokqDQa-ndA4CInNJiPKiOUjIw6RloSMvI9ih3gstlziWjMWRpLvMS8IZ4Qy140u4XHIYuqouLj5ny7mSbS7k84V1ItlkV8D6QmN97TUyHib6zwzhbFoY3b7YoqeKXDyDTT3Sbrdz76D02pYXWpq3SbUy6_v_B69cSkepBJ_AakuhhU
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8Q_MA3RY0fqE00e1uEMcZ8IGZ0JUP3QfaB8ETaMRITM4jM-O97a0B94vV-zaW95Hp37fVXgIcFlltl5qk25zpXdY4uhUFBqNxINXMhmhmXZNWebziJ_jLpTCrwsX0LI3lCvyU5InpUiv5eyP169XeIZcveyvWjeEfR8nkQ92xlUx1Luq-OYvd7bBTYAVUo7SWR4ocSw2iP2YeFtdJet-TnLZOncb98l7L6H1QGx7A_Qn15cQKVLK9DjW7_XqvDobe58q7DgezRTNco3Pjh-hSctk2i0oKBbyc0DkJis_GQMmL5CMQhypKQkbdh7BCPxZZLXGvKwkjiHvOCcEooc93oDO4HLKaOipOb_dpilkT_V9I-h2q-zLMLIF2h8a6WGnPe4jqfm8JYtLC6fTJF1xQ4-BIauzRd7YbvoObEnjtzh_7rNRyVUHnAqXUaUC0-v7IbjMyFuJUG_QEXL4kC
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=3D+SEMICONDUCTOR+DEVICE+AND+STRUCTURE+WITH+METAL+LAYERS+AND+MEMORY+CELLS&rft.inventor=Or-Bach%2C+Zvi&rft.date=2024-07-25&rft.externalDBID=A1&rft.externalDocID=US2024250163A1