INTERCONNECT WIRES INCLUDING RELATIVELY LOW RESISTIVITY CORES

A dielectric layer and a method of forming thereof. An opening defined in a dielectric layer and a wire deposited within the opening, wherein the wire includes a core material surrounded by a jacket material, wherein the jacket material exhibits a first resistivity ρ1 and the core material exhibits...

Full description

Saved in:
Bibliographic Details
Main Authors CLARKE, James S, YOO, Hui Jae, CHEBIAM, Ramanan V, INDUKURI, Tejaswi K
Format Patent
LanguageEnglish
Published 04.04.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A dielectric layer and a method of forming thereof. An opening defined in a dielectric layer and a wire deposited within the opening, wherein the wire includes a core material surrounded by a jacket material, wherein the jacket material exhibits a first resistivity ρ1 and the core material exhibits a second resistivity ρ2 and ρ2 is less than ρ1.
AbstractList A dielectric layer and a method of forming thereof. An opening defined in a dielectric layer and a wire deposited within the opening, wherein the wire includes a core material surrounded by a jacket material, wherein the jacket material exhibits a first resistivity ρ1 and the core material exhibits a second resistivity ρ2 and ρ2 is less than ρ1.
Author CLARKE, James S
YOO, Hui Jae
CHEBIAM, Ramanan V
INDUKURI, Tejaswi K
Author_xml – fullname: CLARKE, James S
– fullname: YOO, Hui Jae
– fullname: CHEBIAM, Ramanan V
– fullname: INDUKURI, Tejaswi K
BookMark eNrjYmDJy89L5WSw9fQLcQ1y9vfzc3UOUQj3DHINVvD0c_YJdfH0c1cIcvVxDPEMc_WJVPDxDwdygz2DgXzPkEgFZ38gj4eBNS0xpziVF0pzMyi7uYY4e-imFuTHpxYXJCan5qWWxIcGGxkYmRgaGlmaGjkaGhOnCgA26y0f
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US2024112952A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2024112952A13
IEDL.DBID EVB
IngestDate Fri Jul 19 10:36:25 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2024112952A13
Notes Application Number: US202318535623
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240404&DB=EPODOC&CC=US&NR=2024112952A1
ParticipantIDs epo_espacenet_US2024112952A1
PublicationCentury 2000
PublicationDate 20240404
PublicationDateYYYYMMDD 2024-04-04
PublicationDate_xml – month: 04
  year: 2024
  text: 20240404
  day: 04
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies Intel Corporation
RelatedCompanies_xml – name: Intel Corporation
Score 3.5299878
Snippet A dielectric layer and a method of forming thereof. An opening defined in a dielectric layer and a wire deposited within the opening, wherein the wire includes...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title INTERCONNECT WIRES INCLUDING RELATIVELY LOW RESISTIVITY CORES
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240404&DB=EPODOC&locale=&CC=US&NR=2024112952A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-LHlIDSt6Lb-rE-FHFp6ypdO2y7j6exZC0I0g1X8d_3Ejvd08hLLoGQBC6_-yV3F4B7tEFNBGZTZR2DIUFpWSozeKY-Gky3cg0ZS1dEIw9Co59qrxN9UoOPTSyMzBP6LZMjokZx1PdSnter_0ssR_pWrh_YOzYtn7zEdpSKHSM8YVGcnu0OIyeiCqV2Givhm-wTpoXefkautIeGtCn0wR31RFzKahtUvGPYH-J4RXkCtaxowCHd_L3WgINB9eSN1Ur71qfwm7-WRmHo0oSMfdw8gqQ8QJsufCHi84vEH7nBlATRGMXYj1H2kymhEUpncOe5Ce2rOI_Z37Jnabw96c451ItlkV0A0fWFpfGc5wyxtTVfdHNu5RYyHYu3M2RAl9DcNdLV7u5rOBKi9E7RmlAvP7-yGwTekt3K_foBU72Amw
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFOebTsWPqQWlb0W39WN9KOLS1lb7MWy7j6dishYE6Yar-O97jZ3uaeQll4OQBC6_-yW5C8At-qAaArMm0b5KkaB0dYmqLJPuVarouYyMZVBFI_uB6iTy81SZNuBjHQvD84R-8-SIaFEM7b3k-_Xy_xDL5G8rV3f0HZsWD3ZsmGLNjhGesIjm0LBGoRkSkRAjicTglesq10LpPSJX2kEnW6vswRoPq7iU5Sao2AewO8L-ivIQGlnRhhZZ_73Whj2_vvLGam19qyP4zV9LwiCwSCxMXFw8AUm5hz5d8CRUn1_E7tjyZoIXTlCM3AhlN54JJETpGG5sKyaOhONI_6adJtHmoPsn0CwWRXYKgqLMdZnlLKeIrd23-SBneq4j09FZL0MGdAadbT2db1dfQ8uJfS_13ODlAvYrFX-pInegWX5-ZZcIwiW94mv3A4eZg44
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=INTERCONNECT+WIRES+INCLUDING+RELATIVELY+LOW+RESISTIVITY+CORES&rft.inventor=CLARKE%2C+James+S&rft.inventor=YOO%2C+Hui+Jae&rft.inventor=CHEBIAM%2C+Ramanan+V&rft.inventor=INDUKURI%2C+Tejaswi+K&rft.date=2024-04-04&rft.externalDBID=A1&rft.externalDocID=US2024112952A1