SEMICONDUCTOR MEMORY DEVICE

A control circuit of a semiconductor memory device performs a write operation on a memory cell transistor of the semiconductor memory device by performing a first pulse application operation of lowering a threshold voltage of the memory cell transistor, a precharge operation, and then a second pulse...

Full description

Saved in:
Bibliographic Details
Main Authors FUNATSUKI, Rieko, MAEDA, Takashi, SHIGA, Hidehiro, SAKAGUCHI, Natsuki
Format Patent
LanguageEnglish
Published 21.03.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A control circuit of a semiconductor memory device performs a write operation on a memory cell transistor of the semiconductor memory device by performing a first pulse application operation of lowering a threshold voltage of the memory cell transistor, a precharge operation, and then a second pulse application operation. In the precharge operation, in a state in which first and second select transistors connected to the memory cell transistor are turned on, a bit line connected to the memory cell transistor is charged by applying a ground voltage to a word line connected to a gate of the memory cell transistor and applying a voltage higher than the ground voltage to a source line. In the second pulse application operation, in a state in which the first select transistor is turned on and the second select transistor is turned off, a program voltage is applied to the word line.
AbstractList A control circuit of a semiconductor memory device performs a write operation on a memory cell transistor of the semiconductor memory device by performing a first pulse application operation of lowering a threshold voltage of the memory cell transistor, a precharge operation, and then a second pulse application operation. In the precharge operation, in a state in which first and second select transistors connected to the memory cell transistor are turned on, a bit line connected to the memory cell transistor is charged by applying a ground voltage to a word line connected to a gate of the memory cell transistor and applying a voltage higher than the ground voltage to a source line. In the second pulse application operation, in a state in which the first select transistor is turned on and the second select transistor is turned off, a program voltage is applied to the word line.
Author FUNATSUKI, Rieko
MAEDA, Takashi
SAKAGUCHI, Natsuki
SHIGA, Hidehiro
Author_xml – fullname: FUNATSUKI, Rieko
– fullname: MAEDA, Takashi
– fullname: SHIGA, Hidehiro
– fullname: SAKAGUCHI, Natsuki
BookMark eNrjYmDJy89L5WSQDnb19XT293MJdQ7xD1LwdfX1D4pUcHEN83R25WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJgaWZiaGxo6GxsSpAgC_xiNa
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2024096413A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2024096413A13
IEDL.DBID EVB
IngestDate Fri Jul 19 12:47:24 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2024096413A13
Notes Application Number: US202318177704
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240321&DB=EPODOC&CC=US&NR=2024096413A1
ParticipantIDs epo_espacenet_US2024096413A1
PublicationCentury 2000
PublicationDate 20240321
PublicationDateYYYYMMDD 2024-03-21
PublicationDate_xml – month: 03
  year: 2024
  text: 20240321
  day: 21
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies Kioxia Corporation
RelatedCompanies_xml – name: Kioxia Corporation
Score 3.5305061
Snippet A control circuit of a semiconductor memory device performs a write operation on a memory cell transistor of the semiconductor memory device by performing a...
SourceID epo
SourceType Open Access Repository
SubjectTerms INFORMATION STORAGE
PHYSICS
STATIC STORES
Title SEMICONDUCTOR MEMORY DEVICE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240321&DB=EPODOC&locale=&CC=US&NR=2024096413A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd40KmqrBJTcgk26TfQQxO4mVCFJyaPUU8ljA4LUYiL-fWfXVHvqbXcG9gXfPHZnZgFuy_J-xK3MRIhbpU6yaqDnxK50lHy2UQ4KUlQy2iKwJil5mY_mHXhf58LIOqHfsjgiIqpAvDdSXq_-L7GYjK2s7_I3JH08eonDtNY7FsXlTENjY8edhiykGqVOGmtB9Mt7sFBkP6GvtIOGtC3w4M7GIi9ltalUvCPYneJ4y-YYOnypwAFd_72mwL7fPnkrsCdjNIsaiS0O6xPoxeL4woClNAkj1Xf9MHpVmTt7pu4p3HhuQic6zrf4294ijTcXNzyDLjr-_BxU08jQOOOCwYmdVWiLIR6xiS6GRSp-Af1tI11uZ_fgUHRFPJVp9KHbfH7xK1SwTX4tz-UHafh5uw
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KfdSbRkVt1YCSW7BJ00QPQewmIdUmKXmUegp5bECQWkzEv-_s2mpPvS07MLs78M1jd2YW4LYs74dUz1SEuF7KWlb15VwzKhk1n6GU_UIrKp5t4etuoj3Ph_MWvK9rYXif0G_eHBERVSDeG66vl_-XWBbPrazv8jec-nh0YtOSVtExay6nKpI1Mu1pYAVEIsRMIskPf2kPOqrsJ4yVdtDJNhge7NmI1aUsN42Kcwi7U-S3aI6gRRcCdMj67zUB9r3Vk7cAezxHs6hxcoXD-hi6ERNf4FsJiYNQ9GwvCF9Fy56NiX0CN44dE1fG9dK_46VJtLm5wSm0MfCnZyCqSobOGWUEqhlZhb4Y4hGHGGLoWkXPobeN08V28jV03NibpJOx_9KFA0ZiuVWq0oN28_lFL9HYNvkVl9EPSpR8rg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+MEMORY+DEVICE&rft.inventor=FUNATSUKI%2C+Rieko&rft.inventor=MAEDA%2C+Takashi&rft.inventor=SHIGA%2C+Hidehiro&rft.inventor=SAKAGUCHI%2C+Natsuki&rft.date=2024-03-21&rft.externalDBID=A1&rft.externalDocID=US2024096413A1