AC Coupling Modules for Bias Ladders

A positive-logic FET switch stack that does not require a negative bias voltage, exhibits high isolation and low insertion/mismatch loss, and may withstand high RF voltages. Embodiments include a FET stack comprising series-coupled positive-logic FETs (i.e., FETs not requiring a negative voltage sup...

Full description

Saved in:
Bibliographic Details
Main Authors Samal, Shashi Ketan, Willard, Simon Edward, Allison, Matt, Ranta, Tero Tapio
Format Patent
LanguageEnglish
Published 22.02.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A positive-logic FET switch stack that does not require a negative bias voltage, exhibits high isolation and low insertion/mismatch loss, and may withstand high RF voltages. Embodiments include a FET stack comprising series-coupled positive-logic FETs (i.e., FETs not requiring a negative voltage supply to turn OFF), series-coupled on at least one end by an "end-cap" FET of a type that turns OFF when its VGS is zero volts. The one or more end-cap FETs provide a selectable capacitive DC blocking function or a resistive signal path. Embodiments include a stack of FETs of only the zero VGS type, or a mix of positive-logic and zero VGS type FETs with end-cap FETs of the zero VGS type. Some embodiments withstand high RF voltages by including combinations of series or parallel coupled resistor ladders for the FET gate resistors, drain-source resistors, body charge control resistors, and one or more AC coupling modules.
AbstractList A positive-logic FET switch stack that does not require a negative bias voltage, exhibits high isolation and low insertion/mismatch loss, and may withstand high RF voltages. Embodiments include a FET stack comprising series-coupled positive-logic FETs (i.e., FETs not requiring a negative voltage supply to turn OFF), series-coupled on at least one end by an "end-cap" FET of a type that turns OFF when its VGS is zero volts. The one or more end-cap FETs provide a selectable capacitive DC blocking function or a resistive signal path. Embodiments include a stack of FETs of only the zero VGS type, or a mix of positive-logic and zero VGS type FETs with end-cap FETs of the zero VGS type. Some embodiments withstand high RF voltages by including combinations of series or parallel coupled resistor ladders for the FET gate resistors, drain-source resistors, body charge control resistors, and one or more AC coupling modules.
Author Ranta, Tero Tapio
Allison, Matt
Samal, Shashi Ketan
Willard, Simon Edward
Author_xml – fullname: Samal, Shashi Ketan
– fullname: Willard, Simon Edward
– fullname: Allison, Matt
– fullname: Ranta, Tero Tapio
BookMark eNrjYmDJy89L5WRQcXRWcM4vLcjJzEtX8M1PKc1JLVZIyy9ScMpMLFbwSUxJSS0q5mFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJgZmxuYWpo6GxsSpAgAlyyiK
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US2024063785A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2024063785A13
IEDL.DBID EVB
IngestDate Fri Jul 19 13:04:25 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2024063785A13
Notes Application Number: US202318466601
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240222&DB=EPODOC&CC=US&NR=2024063785A1
ParticipantIDs epo_espacenet_US2024063785A1
PublicationCentury 2000
PublicationDate 20240222
PublicationDateYYYYMMDD 2024-02-22
PublicationDate_xml – month: 02
  year: 2024
  text: 20240222
  day: 22
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies pSemi Corporation
RelatedCompanies_xml – name: pSemi Corporation
Score 3.530132
Snippet A positive-logic FET switch stack that does not require a negative bias voltage, exhibits high isolation and low insertion/mismatch loss, and may withstand...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
BASIC ELECTRONIC CIRCUITRY
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
PULSE TECHNIQUE
SEMICONDUCTOR DEVICES
Title AC Coupling Modules for Bias Ladders
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240222&DB=EPODOC&locale=&CC=US&NR=2024063785A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMQJNLxqnADs5xklmuibmSca6SaDFNIaGaUYpZsYmKZaQBbJ-Zh6hJl4RphFMDDmwvTDgc0LLwYcjAnNUMjC_l4DL6wLEIJYLeG1lsX5SJlAo394txNZFDdo7Bk0VGBmpuTjZugb4u_g7qzk724YGq_kFQeTMjM0tTB2BfSVWUEMadNK-a5gTaF9KAXKl4ibIwBYANC-vRIiBKTVPmIHTGXb3mjADhy90yhvIhOa-YhEGFUdnBef8UtAe2nQF3_yU0pzUYgVgo1PBKTOxWMEHVIYUFYsyKLu5hjh76AKti4f7Lj40GNltxmIMLMB-f6oEg4JJWpJpqoUZaKorCVicGVikmqdaGlokm1skgSp5Y0kGGXwmSeGXlmbgAnHBu7ONZBhYSopKU2WB9WtJkhw4WADyRXrn
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMQJNLxqnADs5xklmuibmSca6SaDFNIaGaUYpZsYmKZaQBbJ-Zh6hJl4RphFMDDmwvTDgc0LLwYcjAnNUMjC_l4DL6wLEIJYLeG1lsX5SJlAo394txNZFDdo7Bk0VGBmpuTjZugb4u_g7qzk724YGq_kFQeTMjM0tTB2BfSVWc2CnENxZCnMC7UspQK5U3AQZ2AKA5uWVCDEwpeYJM3A6w-5eE2bg8IVOeQOZ0NxXLMKg4uis4JxfCtpDm67gm59SmpNarABsdCo4ZSYWK_iAypCiYlEGZTfXEGcPXaB18XDfxYcGI7vNWIyBBdjvT5VgUDBJSzJNtTADTXUlAYszA4tU81RLQ4tkc4skUCVvLMkgg88kKfzS8gycHiG-PvE-nn7e0gxcICnwTm0jGQaWkqLSVFlgXVuSJAcOIgDWZ33R
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=AC+Coupling+Modules+for+Bias+Ladders&rft.inventor=Samal%2C+Shashi+Ketan&rft.inventor=Willard%2C+Simon+Edward&rft.inventor=Allison%2C+Matt&rft.inventor=Ranta%2C+Tero+Tapio&rft.date=2024-02-22&rft.externalDBID=A1&rft.externalDocID=US2024063785A1