TRANSISTOR WITH DIELECTRIC SPACERS AND FIELD PLATE AND METHOD OF FABRICATION THEREFOR

A transistor device includes a semiconductor substrate and a gate structure formed over the substrate. Forming the gate structure may include steps of forming a multi-layer dielectric stack over the substrate, performing an anisotropic dry etch of the multi-layer dielectric stack to form a gate chan...

Full description

Saved in:
Bibliographic Details
Main Author Hill, Darrell Glenn
Format Patent
LanguageEnglish
Published 09.11.2023
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A transistor device includes a semiconductor substrate and a gate structure formed over the substrate. Forming the gate structure may include steps of forming a multi-layer dielectric stack over the substrate, performing an anisotropic dry etch of the multi-layer dielectric stack to form a gate channel opening, forming a conformal dielectric layer over the substrate, performing an anisotropic dry etch of the conformal dielectric layer to form dielectric sidewalls in the gate channel opening, etching portions of dielectric layers in a gate channel region, and forming gate metal in the gate channel region. Dielectric spacers may be similarly formed in a field plate channel opening prior to formation of a field plate of the transistor. By forming dielectric spacers in the gate channel opening, the length of the gate structure can be advantageously decreased.
AbstractList A transistor device includes a semiconductor substrate and a gate structure formed over the substrate. Forming the gate structure may include steps of forming a multi-layer dielectric stack over the substrate, performing an anisotropic dry etch of the multi-layer dielectric stack to form a gate channel opening, forming a conformal dielectric layer over the substrate, performing an anisotropic dry etch of the conformal dielectric layer to form dielectric sidewalls in the gate channel opening, etching portions of dielectric layers in a gate channel region, and forming gate metal in the gate channel region. Dielectric spacers may be similarly formed in a field plate channel opening prior to formation of a field plate of the transistor. By forming dielectric spacers in the gate channel opening, the length of the gate structure can be advantageously decreased.
Author Hill, Darrell Glenn
Author_xml – fullname: Hill, Darrell Glenn
BookMark eNqNissKwjAQAHPQg69_WPAs2AaK1zXZkEBtSrLFYykST5IW6v9jET_A0zDDbMUqjzltRMcBm-gi-wB3xxa0o5oUB6cgtqgoRMBGg1myhrZGpq_fiK3X4A0YvC4zsvMNsKVAxoe9WD-H15wOP-7E0RAre0rT2Kd5Gh4pp3ffxfJcSlkVxUViIf-7Pk0KMt0
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US2023361183A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2023361183A13
IEDL.DBID EVB
IngestDate Fri Jul 19 13:06:38 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2023361183A13
Notes Application Number: US202217661834
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231109&DB=EPODOC&CC=US&NR=2023361183A1
ParticipantIDs epo_espacenet_US2023361183A1
PublicationCentury 2000
PublicationDate 20231109
PublicationDateYYYYMMDD 2023-11-09
PublicationDate_xml – month: 11
  year: 2023
  text: 20231109
  day: 09
PublicationDecade 2020
PublicationYear 2023
RelatedCompanies NXP USA, Inc
RelatedCompanies_xml – name: NXP USA, Inc
Score 3.5094976
Snippet A transistor device includes a semiconductor substrate and a gate structure formed over the substrate. Forming the gate structure may include steps of forming...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title TRANSISTOR WITH DIELECTRIC SPACERS AND FIELD PLATE AND METHOD OF FABRICATION THEREFOR
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231109&DB=EPODOC&locale=&CC=US&NR=2023361183A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1RS8MwEA5jivqmU3E6JaD0bbiuXbs-DOmSlE62tqSp7m0sbQeCdMNV_PteQ6d72ttdDo7k4HJ3Sb4LQk-9fmrZOpQlMnMGXdMGV1zqUnZtKYerlbU0hwohNwssPzFf54N5A33usDCqT-iPao4IHpWCv5dqv978H2JR9bZy-yw_YGj94okR1erqGJIVvedodDxiUUhDohEySmIt4EpmWJBNGy7USkdVIl112mdv4wqXstkPKt45Oo5AX1FeoEZetNAp2f291kIns_rKG8ja-7aXKBHcDeJJLEKO3yfCx5DLTRkRfEJwHLmE8Ri7AcUeDFMcTV3BFD9jwg8pDj3suWNeQ4ex8BlnUANeoUePCeJ3YX6LP3Msknh_McY1ahbrIr9BOOvLgW1A9AGTm70sdaQ5THPgK0o3sjbqHNJ0e1h8h84qVuHwnA5qll_f-T0E5FI-KDv-Avbkhlg
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwEA9jivNNp-LH1IDSt-G6fq0PQ7o0pdV-0aa6t7G0HQjSDVfx3_cWOt3T3u5yEJKDy90vyS9B6HEwzHVDBljCC1PrqwaE4lzmvG9wPlos9Lk6Egy5INTdTH2ZatMW-txyYcQ7oT_icUSIqBzivRbr9ep_E8sWdyvXT_wDmpbPDhvbUoOOoViRB6ZkT8Y0juyISISMs1QKE2FTdKimFQuw0oEBoFCApbfJhpey2k0qzgk6jKG_qj5FrbLqog7Z_r3WRUdBc-QNYhN96zOUscQKUy9lUYLfPeZiqOV8SljiEZzGFqFJiq3Qxg402zj2LUaFHlDmRjaOHOxYk6ShDmPm0oQCBjxHDw5lxO3D-GZ_7phl6e5klAvUrpZVeYlwMeSaoUD2AZergyI3uTrKS9A3kqwUV6i3r6fr_eZ71HFZ4M98L3y9Qccbk-DkmT3Urr--y1tIzjW_Ez79BWQxiUI
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=TRANSISTOR+WITH+DIELECTRIC+SPACERS+AND+FIELD+PLATE+AND+METHOD+OF+FABRICATION+THEREFOR&rft.inventor=Hill%2C+Darrell+Glenn&rft.date=2023-11-09&rft.externalDBID=A1&rft.externalDocID=US2023361183A1