TREATING MULTIPLE CACHE LINES AS A MERGED CACHE LINE TO STORE MULTIPLE BLOCKS OF DATA
Apparatus, method and code for fabrication of the apparatus, the apparatus comprising a cache providing a plurality of cache lines, each cache line storing a block of data; cache access control circuitry, responsive to an access request, to determine whether a hit condition is present in the cache;...
Saved in:
Main Authors | , , , |
---|---|
Format | Patent |
Language | English |
Published |
26.10.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Apparatus, method and code for fabrication of the apparatus, the apparatus comprising a cache providing a plurality of cache lines, each cache line storing a block of data; cache access control circuitry, responsive to an access request, to determine whether a hit condition is present in the cache; and cache configuration control circuitry to set, in response to a merging trigger event, merge indication state identifying multiple cache lines to be treated as a merged cache line to store multiple blocks of data, wherein when the merge indication state indicates that the given cache line is part of the merged cache line, the cache access control circuitry is responsive to detecting the hit condition to allow access to any of the data blocks stored in the multiple cache lines forming the merged cache line. |
---|---|
AbstractList | Apparatus, method and code for fabrication of the apparatus, the apparatus comprising a cache providing a plurality of cache lines, each cache line storing a block of data; cache access control circuitry, responsive to an access request, to determine whether a hit condition is present in the cache; and cache configuration control circuitry to set, in response to a merging trigger event, merge indication state identifying multiple cache lines to be treated as a merged cache line to store multiple blocks of data, wherein when the merge indication state indicates that the given cache line is part of the merged cache line, the cache access control circuitry is responsive to detecting the hit condition to allow access to any of the data blocks stored in the multiple cache lines forming the merged cache line. |
Author | BULL, David Michael VASEKIN, Vladimir ANTONOV, Anton REZARD, Vincent |
Author_xml | – fullname: BULL, David Michael – fullname: ANTONOV, Anton – fullname: VASEKIN, Vladimir – fullname: REZARD, Vincent |
BookMark | eNrjYmDJy89L5WQIDQlydQzx9HNX8A31CfEM8HFVcHZ09nBV8PH0cw1WcAQiBV_XIHdXFyRxhRB_heAQ_yBXhCYnH39n72AFfzcFF8cQRx4G1rTEnOJUXijNzaDs5hri7KGbWpAfn1pckJicmpdaEh8abGRgZGxsYmRkaeFoaEycKgAAnzJb |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US2023342298A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2023342298A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 13:03:43 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2023342298A13 |
Notes | Application Number: US202217729233 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231026&DB=EPODOC&CC=US&NR=2023342298A1 |
ParticipantIDs | epo_espacenet_US2023342298A1 |
PublicationCentury | 2000 |
PublicationDate | 20231026 |
PublicationDateYYYYMMDD | 2023-10-26 |
PublicationDate_xml | – month: 10 year: 2023 text: 20231026 day: 26 |
PublicationDecade | 2020 |
PublicationYear | 2023 |
RelatedCompanies | Arm Limited |
RelatedCompanies_xml | – name: Arm Limited |
Score | 3.507629 |
Snippet | Apparatus, method and code for fabrication of the apparatus, the apparatus comprising a cache providing a plurality of cache lines, each cache line storing a... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
Title | TREATING MULTIPLE CACHE LINES AS A MERGED CACHE LINE TO STORE MULTIPLE BLOCKS OF DATA |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231026&DB=EPODOC&locale=&CC=US&NR=2023342298A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3da8IwED_Efb5tbmMfbgQ2-lYmtY32QUZNU3VrrbTp8E1S14fBqDI79u_vEnT6JOQld-RIAr_cXXJ3AXhCpSwLWRSmQ-WHaXfylpnb0jFlx2qraEbXclS-czSmw8x-nTrTGnxtcmF0ndBfXRwRETVHvFf6vF5uL7F8HVu5es4_kbR4CUTPN9besTJWLGr4_R6fxH7MDMZ6WWqME81r25bldj30lQ6UIa0q7fP3vspLWe4qleAMDicor6zOoVaUDThhm7_XGnAcrZ-8G3CkYzTnKySucbi6gEwk3BOj8YBEWShGk5AT5rEhJ6H6RIN42EjEkwH3d-hExCQVccK3g_phzN5SEgfE94R3CY8BF2xo4kxn_xszy9LdZbWvoF4uyuIaCHVzZ46uiEKnjT5Kt6Vq9tjYkS1JXXoDzX2Sbvez7-BUddUJbtEm1Kvvn-IeVXOVP-gd_QMJvofh |
link.rule.ids | 230,309,786,891,25594,76904 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8Q_MA3RY0fqE00e1skYyvsgZjRdQzZGNk6wxvpcA8mZhCZ8d_3uqDwRNKX3qWXtsnd9dfeXQGe0CnLXOa5blH5rpvdrK1nprR02TU6KprRNiyV7xxOqJ-arzNrVoPPv1yYqk7oT1UcETVqgfpeVvZ6tb3EcqvYyvVz9oGk5Ysn-q62QcfqsGJQzR30-TRyI6Yx1k8TbRJXvI5pGHbPQax00EVQqCrt87eByktZ7ToV7xQOpyivKM-glhdNaLC_v9eacBxunrybcFTFaC7WSNzo4focUhFzR4wmQxKmgRhNA06Yw3xOAvWJBnGwkZDHQ-7u0ImISCKimG8HDYKIjRMSecR1hHMBjx4XzNdxpvP_jZmnye6yOpdQL5ZFfgWE2pm1QCiitNNEjNJrq5o9JnZkW1KbXkNrn6Sb_ewHaPgiDOY49fEtnCiWsuYGbUG9_PrO79BNl9l9tbu_iuWKzA |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=TREATING+MULTIPLE+CACHE+LINES+AS+A+MERGED+CACHE+LINE+TO+STORE+MULTIPLE+BLOCKS+OF+DATA&rft.inventor=BULL%2C+David+Michael&rft.inventor=ANTONOV%2C+Anton&rft.inventor=VASEKIN%2C+Vladimir&rft.inventor=REZARD%2C+Vincent&rft.date=2023-10-26&rft.externalDBID=A1&rft.externalDocID=US2023342298A1 |