SYSTEM, APPARATUS AND METHOD FOR GLOBALLY AWARE REACTIVE LOCAL POWER CONTROL IN A PROCESSOR
In one embodiment, a processor includes a plurality of intellectual property (IP) circuits, each to execute instructions and including a local control circuit to enable the IP circuit to operate at a level above a local current budget for the IP circuit, unless the processor is undergoing a global v...
Saved in:
| Main Authors | , , , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
11.05.2023
|
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | In one embodiment, a processor includes a plurality of intellectual property (IP) circuits, each to execute instructions and including a local control circuit to enable the IP circuit to operate at a level above a local current budget for the IP circuit, unless the processor is undergoing a global violation. The processor may further include a power controller coupled to the plurality of IP circuits. The power controller may include a control circuit to receive request information from the plurality of IP circuits and, based at least in part on the request information, determine that the processor is undergoing the global violation when a global current budget is exceeded. Other embodiments are described and claimed. |
|---|---|
| AbstractList | In one embodiment, a processor includes a plurality of intellectual property (IP) circuits, each to execute instructions and including a local control circuit to enable the IP circuit to operate at a level above a local current budget for the IP circuit, unless the processor is undergoing a global violation. The processor may further include a power controller coupled to the plurality of IP circuits. The power controller may include a control circuit to receive request information from the plurality of IP circuits and, based at least in part on the request information, determine that the processor is undergoing the global violation when a global current budget is exceeded. Other embodiments are described and claimed. |
| Author | Pawlowski, David Dai, Jianwei Purandare, Adwait Varma, Ankush |
| Author_xml | – fullname: Dai, Jianwei – fullname: Pawlowski, David – fullname: Varma, Ankush – fullname: Purandare, Adwait |
| BookMark | eNqNys0KgkAQAGAPdejvHQa6FvhT0HVaxxRWZ5ldE-kgEtspVLD3p0sP0Om7fOtgMYyDXwUP21pH5QHQGBR0tQWsUijJ5ZxCxgI3zVfUugVsUAiEULniTqBZoQbDDQkorpywhqICBCOsyFqWbbB89e_Z735ugn1GTuVHP42dn6f-6Qf_6Wobh3ESnS7ROcQo-W99AYKgNI8 |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| ExternalDocumentID | US2023148150A1 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_US2023148150A13 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 13:00:51 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_US2023148150A13 |
| Notes | Application Number: US202217664083 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230511&DB=EPODOC&CC=US&NR=2023148150A1 |
| ParticipantIDs | epo_espacenet_US2023148150A1 |
| PublicationCentury | 2000 |
| PublicationDate | 20230511 |
| PublicationDateYYYYMMDD | 2023-05-11 |
| PublicationDate_xml | – month: 05 year: 2023 text: 20230511 day: 11 |
| PublicationDecade | 2020 |
| PublicationYear | 2023 |
| RelatedCompanies | Intel Corporation |
| RelatedCompanies_xml | – name: Intel Corporation |
| Score | 3.464555 |
| Snippet | In one embodiment, a processor includes a plurality of intellectual property (IP) circuits, each to execute instructions and including a local control circuit... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| Title | SYSTEM, APPARATUS AND METHOD FOR GLOBALLY AWARE REACTIVE LOCAL POWER CONTROL IN A PROCESSOR |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230511&DB=EPODOC&locale=&CC=US&NR=2023148150A1 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR3bSsMwNIx5fdOpeJkSUPpksbf18jAkSzOntE1J213wYSxtB4J0w1X8fdOy6Z72mHPgkJxwbjmXAPDgWI6mpKotZ5lmykbGhR7MeSZ39DTXLGVmK3bV4OwH5iAx3sadcQN8bnph6jmhP_VwRCFRqZD3stbXy_9HLLeurVw98Q8BWjz3464rraNj4U8LB0Jye10SUpdiCeNuEkkBq3FqNZhEQSJW2hOOtFXJAxn2qr6U5bZR6Z-A_VDQK8pT0MiLFjjCm7_XWuDQX6e8W-CgrtFMVwK4lsPVGXiPJlFM_EeIwhAxFCcRRIELfRIPqAtFYAdfPNpDnjeBaIQYgYxU1SJDAj2KkQdDOiIMYhrEjHrwNYAIhoxicRmUnYP7PonxQBb7nf6xZ5pE24fTL0CzWBT5JYAZF4rMMeczPZ0bvMN5ahrKbK5qpqXrqc2vQHsXpevd6BtwXC2rTLqqtkGz_PrOb4WBLvldzddfjWSLxA |
| link.rule.ids | 230,309,783,888,25576,76876 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFA5jXuabTsXL1IDSJ4u9re0ehmRpZqdtU3rZBR_G0nYgSDdcxb9vWjbd017PgZCc8J1LziUAPHSMjiIlsimmqaKLWsq4HsxYKrbVJFMMaWZKZtng7Hq6HWuv4_a4Bj43vTDVnNCfajgiR1TC8V5U-nr5_4hlVbWVqyf2wUmL537UtYR1dMz9ae5ACFavS3xqUSxg3I1DwQsqnlwOJpEQj5X2uJNtlHggw17Zl7LcNir9Y7Dv8_Xy4gTUsrwJGnjz91oTHLrrlHcTHFQ1msmKE9c4XJ2C93ASRsR9hMj3UYCiOITIs6BLIptakAd28MWhPeQ4E4hGKCAwIGW1yJBAh2LkQJ-OSAAx9aKAOnDgQQT9gGJ-GTQ4A_d9EmFb5Pud_olnGofbh1PPQT1f5NkFgCnjiqyjz2dqMtdYm7FE16TZXFZ0Q1UTk12C1q6Vrnaz70DDjlxn6gy8t2twVLLKrLost0C9-PrObrixLthtJeNfSLuOtw |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SYSTEM%2C+APPARATUS+AND+METHOD+FOR+GLOBALLY+AWARE+REACTIVE+LOCAL+POWER+CONTROL+IN+A+PROCESSOR&rft.inventor=Dai%2C+Jianwei&rft.inventor=Pawlowski%2C+David&rft.inventor=Varma%2C+Ankush&rft.inventor=Purandare%2C+Adwait&rft.date=2023-05-11&rft.externalDBID=A1&rft.externalDocID=US2023148150A1 |